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Abstract
Reversible circuits for modular multiplication Cx%M with x < M arise as components of modular
exponentiation in Shor’s quantum number-factoring algorithm. However, existing generic construc-
tions focus on asymptotic gate count and circuit depth rather than actual values, producing fairly
large circuits not optimized for specific C and M values. In this work, we develop such optimizations
in a bottom-up fashion, starting with most convenient C values. When zero-initialized ancilla regis-
ters are available, we reduce the search for compact circuits to a shortest-path problem. Some of our
modular-multiplication circuits are asymptotically smaller than previous constructions, but worst-
case bounds and average sizes remain Θ(n2). In the context of modular exponentiation, we offer
several constant-factor improvements, as well as an improvement by a constant additive term that
is significant for few-qubit circuits arising in ongoing laboratory experiments with Shor’s algorithm.
1 Introduction
The pursuit of quantum computation [17] has generated both excitement and controversy, while pro-
ducing few compelling empirical demonstrations so far. Adiabatic computing experiments by DWave
Systems were sharply criticized for not demonstrating quantum entanglement and not solving hard prob-
lem instances that would confound best known problem-specific algorithms on non-quantum computers.
Several academic groups implemented Shor’s number-factoring algorithm on several qubits to factor the
number 15, recalling that asymptotic worst-case complexity of Shor’s algorithm is polynomial while best
known number-factoring algorithms for non-quantum computers take more than polynomial time to run,
both in theory and in practice. Experiments with photonic quantum gates [13, 12, 18] suggest the pres-
ence of entanglement,1 but leave unclear how entanglement is going to scale in larger systems. Recent ion
traps decrease per-gate error rates below the threshold estimate for fault-tolerant quantum computing
[8], making sophisticated quantum algorithms more practical if appropriate quantum error-correction is
used. Shor’s algorithm remains the best candidate for benchmarking quantum algorithms because (i) it
solves a practical problem for which optimized non-quantum software is also available, (ii) it has been
thoroughly studied, and (iii) it can be implemented with several known circuits.
Reducing the size of quantum circuits required by Shor’s algorithm [6, 24] — the focus of our work —
decreases resource requirements for future quantum computers in a non-linear way because larger circuits
entail heavier overhead for quantum error-correction [25]. In comparisons to non-quantum number-
factoring software, smaller circuits can make quantum computers more competitive. However, quantum
simulators [27] can also run faster on smaller circuits. The significance of simulation in benchmarking
quantum algorithms is twofold. First, simulation can help studying intermediate states generated by a
quantum algorithm and estimate the amount of quantum entanglement in these states. Second, simulators
can be viewed as competing non-quantum algorithms. While this aspect of simulation is often dismissed
a priori, an instructive example is given by the Quantum Fourier Transform (QFT). It was recently
discovered that QFT can be efficiently simulated when used stand-alone [1, 28] (but not as part of
Shor’s algorithm) and thus does not offer a quantum speed-up, despite generating a significant amount
of entanglement. This unexpected result was obtained independently by several researchers [1, 28] by
optimizing approximate QFT circuits for a specific simulation technique [15].
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1Similar results were shown by simulation for semiconductor nanostructures [9].
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Figure 1: An outline of the quantum part of Shor’s algorithm. The “one controlling-qubit trick” from
[5] can significantly reduce the number of qubits required to implement Shor’s algorithm (Figure 2).
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Figure 2: The “one controlling-qubit trick” [5] that reduces qubit requirements for Shor’s algorithm.
In this figure, mi represents the i-th measurement. In addition, X
mi (negation) and QFT−1i gates are
conditioned on the result of each measurement.
1.1 Shor’s algorithm
Shor’s algorithm seeks to factor a given value M > 0, which we assume to be semiprime M = pq with
unknown factors. The strategy is to consider the functions fb(x) = x
b%M2, potentially with several
different 1 < b < M values and determine their periods in case gcd(b,M) = 1. When the period is
determined to be even b2pi%M = 1, we have (bpi − 1)(bpi + 1)%M = 0, thus either (bpi − 1) or (bpi + 1)
must share at least one prime factor with M . If bpi%M 6= −1, such a factor can be found using
gcd(bpi ± 1,M), otherwise it leads to the trivial factors 1 and M . When the period is determined to be
odd, another b value is tried.
The period-finding procedure relies on a quantum circuit (Figure 1), instantiated for a given value
1 < b < M coprime with M . The circuit operates on two 0-initialized quantum registers [17] with
• a block of parallel Hadamard gates on Register 1,
• a circuit for modular exponentiation (mod-exp) evaluates f(y) = by%M by mapping |y〉|0〉 7→
|y〉|f(y)〉, where y is read from Register 1 and f(y) is written to Register 2; Register 1 can be
temporarily modified, but must be restored at the end,
• a circuit for the Quantum Fourier Transform (QFT) on Register 1,
• a block of parallel measurements on Register 1.
The first and last blocks cannot be optimized any further. QFT circuits are understood fairly well
and are much smaller than circuits for modular exponentiation [17]. Therefore, our focus is on mod-exp
circuits. They typically consist of reversible gates — NOT (N ), CNOT (C) and Toffoli (T ) — which can
be modeled and optimized entirely in terms of Boolean logic [19]. However, in physical implementations,
Toffoli gates must be decomposed into smaller gates directly implementable in a given technology [22].
Reversible circuits for modular exponentiation start with an inverter on Register 2 that changes the
|000 · · ·0〉 value to |000 · · ·1〉, and otherwise exhibit the following structure: each (i-th) bit of Register
1 enables (controls) a circuit block that multiplies Register 2 by Ci = b
2i%M and reduces the result
%M . When b and M are known, Ci can be pre-computed without quantum computation. Therefore,
we refer to Cix%M -blocks below. They are typically implemented using shift and addition circuits, and
a number of relevant quantum adders are known [10, 23]. The selection of appropriate adder types is
discussed in [24, 11].
Each controlled modular multiplication is traditionally implemented separately. When dealing with
reversible logic and quantum circuits, we note that the coprimality of C and M makes x 7→ Cx%M a
reversible transformation. The number of coprime C values is ϕ(M) = (p− 1)(q− 1), where ϕ(M) is the
2Here and in the remaining text, the percent sign % denotes the modulo (remainder) operation, as it does in the C and
C++ languages.
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Euler’s totient function and gives the size of (Z/MZ)× — the multiplicative group of integers mod-M .
For M = 15, modular multiplication circuits for the eight C coprime values are illustrated in Figure 3.
Figure 4 shows circuits for f(x) = bx%15, gcd(b, 15) = 1.
When not knowing p and q, one should also not assume any knowledge that would make it easy to
find them. For example, one should not choose C that satisfies C2pi = 1%M with a known (small) pi
because such solutions would allow one to factorize M via gcd(Cpi ± 1,M). Also recall that (Z/MZ)× is
a product of two cyclic groups Z/pZ and Z/qZ, and thus (Z/MZ)× admits a generating set with only
two elements. However, knowing such generators is tantamount to knowing p and q. When working
with specific small M = pq, it is sometimes difficult to avoid using the knowledge of p and q, but results
obtained this way do not necessarily scale to large values. The same can be said about results produced
through exhaustive search.
1.2 Known circuits for modular multiplication by a constant
We now outline several approaches to modular multiplication by a constant and point out their potential
inefficiencies. It is commonly agreed that techniques that give asymptotically the smallest gate counts
(based on Fast Fourier Transforms) are not practical for up to several hundred bits, and we do not discuss
them here. Karatsuba multiplication also does not appear competitive, as far as we can tell.
Multiplication by a known constant C (not modular) can be implemented as a sequence of alter-
nating shifts and additions, where one of the addends is always x [7]. When C is even, we factor out a
power of two and accumulate a multiplication by a power of two, leaving a smaller odd constant C′. For
an odd constant C > 1, we subtract one and accumulate a +x operator, leaving a smaller even constant
C′′. This process stops at 1 and essentially traverses the binary expansion of C from the least significant
bit to the most significant bit, resulting in n1 − 1 additions when the binary expansion of C includes n1
non-zero bits. On average, an n-bit number has n/2 non-zero bits. An improvement is possible by also
using −x operators. When C is odd, we consider C%4. When C%4 = 1, we proceed as above. When
C%4 = 3, we add one and accumulate a −x operator. This step may temporarily increase an odd con-
stant by one, but always results in constants divisible by four, so the next step will decrease it by more.
This algorithm essentially constructs the so-called Canonical Signed Digit (CSD) representation [3, 7]
that prohibits adjacent non-zero bits. Thus, the number of additions and subtractions cannot exceed n/2
and averages n/3. For example, consider 39=0b100111. Rather than expand 39x = 2(2(8x+ x) + x) + x
with three additions, we can expand 39x = 8(4x+x)−x with only two addition/subtraction operations.
Computing Cx%M by reversible circuits through binary or CSD expansion of C poses several
challenges. This technique is based on the operation 2kx+ x and thus requires a modular adder circuit
with two (unknown) arguments, and must also copy the x value to a separate register. A single (ancilla)
register suffices, but clearing it (reinitializing to 0) after the additions requires effort. As we explain
below, clearing the ancillae requires another modular-multiplication circuit. For constants C with sparse
CSD expansion, the ancillae-clearing circuit can be much larger than the multiplication itself, as its CSD
expansion is unlikely to be sparse. In general, the second circuit requires on the order of n2 gates for
n-bit arguments, and is the same size as the first circuit, on average.
x0 ×× × ××× ×× × ×× y0
x1 ×× × × ×× × ×× y1
x2 × × × × × × y2
x3 × × × × × × y3
C = 1 C = 2 C = 4 C = 8 C = 14 C = 13 C = 11 C = 7
(a) (b)
Figure 3: Circuits for f(x) = Cx%M, M = 15, gcd(C,M) = 1, (a) C = 2k, (b) C = M − 2k. ⊕ gates
indicate inverters, while the two-bit gates are bit-swaps. All gates are linear and can thus be simulated
on an initial full-superposition state using the stabilizer formalism [17].
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x0 • • • • • • • • • • • • • • x0
x1 • • • • • • • • x1
0 y0
0 y1
0 y2
0 y3
b = 2 b = 4 b = 7 b = 8 b = 11 b = 13 b = 14
Figure 4: Circuits for f(x) = bx%15, gcd(b, 15) = 1. These circuits compare favorably with better-known
circuits in terms of controlled-SWAP gates, because each controlled-SWAP is worth three Toffoli gates.
Computing Cx%M using binary expansion of x, rather than C,3 entails chaining xi-controlled
mod-M additions of constants (2iC)%M . As shown in Section 2, such reversible modular addition-of-a-
constant circuits can be simplified for each particular constant and require a single (register) argument
rather than two (cf. previous paragraph). Even for the simplest constants, quadratically many gates
are required. Moreover, x cannot be modified while modular additions are controlled by the bits of x.
Therefore, the additions must be accumulated in a separate register, which again requires clearing the
garbage ancillae.
Clearing garbage ancillae. In reversible circuits, 0-initialized ancillae must be cleared by each circuit
block (except, possibly, the last), but some blocks produce garbage bits. For example, using traditional
implementations of constant-multiplication as a sequence of shifts and adds requires creating a copy
of the input, e.g., to compute 3x = 2x + x. However, clearing this copy (using the result of multi-
plication) essentially requires a division operation. In the context of modular multiplication Cx%M
with gcd(C,M) = 1, division can be performed as multiplication by the modular inverse C−1%M pre-
computed by the extended Euclidean GCD algorithm [7]. We will now show how this approach was
developed by Bennett to construct reversible modular multiplication circuits that clear their ancillae
[26, Section II], [6, Formulae 4.4-4.6]. Assume a reversible circuit computing g(x) = Cx%M using a
copy-register:
Ug : |x〉|0〉 7−→ |x〉|g(x)〉 or U
×
g : |x〉|0〉 7−→ |g(x)〉|x〉 (1)
When gcd(C,M) = 1, the function g(x) is reversible, and the same construction can be applied to
g−1(z) = C−1z%M , where C−1 is the modular inverse of C.
Ug−1 : |z〉|0〉 7−→ |z〉|g
−1(z)〉 (2)
when z = g(x), we get
Ug−1 : |g(x)〉|0〉 7−→ |g(x)〉|x〉 (3)
A reversible circuit can be reversed — by reversing the order of the gates and replacing each gate with
its inverse, keeping in mind that the gates NOT, CNOT and Toffoli are self-inverse.
U−1
g−1
: |g(x)〉|x〉 7−→ |g(x)〉|0〉 (4)
Applying U−1g−1 after U
×
g replaces x with g(x) and leaves the copy-register initialized to 0.
U−1
g−1
· U×g : |x〉|0〉 7−→ |g(x)〉|0〉 (5)
Unfortunately, when C has sparse binary or CSD expansion, it is unlikely, in general, that so will
C−1%M . Thus, for constants like 2, 8, 17 and 63, not only we have to implement two multiplications
rather than one, but the second one may require a much larger circuit, and the number of ancillae can
be significant.
1.3 Modular exponentiation circuits
A number of mod-exp circuits have been proposed in the literature. The traditional approach is to im-
plement each controlled modular multiplication separately and chain these operations. Circuits used in
3Given that x is not a constant, its CSD expansion is not easily available and cannot be used in combinational multi-
plication circuits.
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laboratory experiments with several qubits typically use the following shortcut. Since modular multipli-
cations in mod-exp start with the value 1, the number of possible outcomes after the first k multiplications
is at most 2k. Therefore, for k = 1, 2, one can conditionally produce these outcomes without performing
multiplication. This observation is also useful when many qubits are available, but one seeks to decrease
the depth of the circuit rather than gate counts. In this case, one can establish one register for each
conditional multiplication Cx%M and use CNOT gates in each register to conditionally replace the
initial value 1 with C. All these operations are done in parallel and followed by a tree of multipliers. At
the cost of a several-fold increase in gate counts and an asymptotic increase in bitlines (from linear to
quadratic), circuit depth reduces from linear to logarithmic. As long as bitlines are the most valuable
and limited resource of quantum computers, this parallel approach remains impractical.
1.4 Paper outline
Basic circuit blocks for addition, comparison and modular reduction are introduced in Section 2. Based on
these blocks, we develop multiplicative blocks in Section 3, such as inversion, division with remainder, and
multiplication by constants. In several important cases, we develop linear-sized modular multiplication
circuits which were not known before. Whereas traditional circuit-synthesis algorithms [19] operate at
the bit level, we introduce word-level algorithms that perform dramatically better. Section 4 proposes a
new approach for building Cx%M circuits based on modular decomposition of x that can be implemented
by compact circuits in some cases. Section 5 defines several circuit operators for producing additional
circuits. Examples are given in Section 6. Section 7 proposes circuits for modular exponentiation, based
on techniques from earlier sections. Section 8 shows examples.
2 Additive circuit blocks
Key arithmetic blocks used by modular multiplication are adders, subtractors and comparators, along
with their controlled variants. Such circuit blocks are well-known for conventional digital logic, but must
be adapted to the reversible context so as to avoid explicit fanout and minimize the number of ancillae.
We introduce such reversible blocks below and illustrate several possible circuit optimizations. One such
optimization deals with the insertion of control (enable) signals.
Addition and subtraction. A number of adder circuits developed in the literature can be used in
our constructions. To this end, Takahashi [23] describes several other adders with different trade-offs
between circuit size, circuit depth and the required number of ancillae. To be specific, we are using
linear-sized adders by Cuccaro et al [10], illustrated in Figure 5b, which are the smallest known. They
are built using MAJ and UMA blocks shown in Figure 5a. An n-bit Cuccaro adder requires 2n Toffoli
gates and 4n+1 CNOT gates. Subtraction can be evaluated using bitwise negation as (x−y) = (x′+y)′
or as (x− y)%M = (x+ (M − y))%M . The latter formula becomes competitive when the minuend y is
known and M − y contains more 0 bits than does y.
Controlled addition. The structure of Cuccaro adders facilitates controlled addition with a smaller
overhead. The straightforward solution is to enable such an adder by adding a control to every gate,
requiring Toffoli gates with three controls that need to be broken down into smaller gates. A more
economical solution is to disable a Cuccaro adder by (1) disabling the middle CNOT gate by adding a
control, (2) ensuring that the matching MAJ and UMA gates cancel out. A close inspection of MAJ and
UMA gates suggests that their Toffoli gates and their middle CNOT gates cancel out. The outer CNOT
gates can be disabled by adding controls, turning them into Toffoli gates, as illustrated by CMAJ and
CUMA blocks in Figure 5a. Thus, an n-bit controlled addition is possible with 4n+ 1 Toffoli gates and
2n CNOTs.
Controlled addition of a constant (not modular). A known n-bit value with n1 non-zero bits can
be set on zero-initialized ancillae using n1 inverters. The adder may modify those values temporarily,
but restores them at the end, which allows one to restore the ancillae lines to zeros for use in subsequent
circuit blocks. Some of these inverters cancel out in the final circuit. When a control input of a gate
is known to be 0 or 1, the gate can be simplified or removed entirely, as shown in Figure 5c. Such
optimizations can be performed by a straightforward circuit traversal. Not counting some of the above
simplifications, such a circuit requires no more than 3n − 5 Toffoli gates, n1 + 2 CNOT gates, 2n1
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cin • cin • • cin • cin • •
a • a • a • a •
b • • b • b • • b •
C • C •
MAJ UMA CMAJ CUMA
(a)MAJ andUMAblocks used in addition, subtraction and comparator circuits.
cin • • • cin
a0 • • σ0
b0 • • • • • • b0
a1 • • σ1
b1 • • • • • • b1
a2 • • σ2
b2 • • • • • • b2
a3 • • σ3
b3 • • • • b3
0 cout
(b)A 4–bitCuccaro adder [10] based onMAJ andUMAblocks.
cin • • • •
a • • • • • •
b
b0 = 0 b0 = 1 bi = 0 bi = 1 b0 = 0 b0 = 1 bi = 0 bi = 1
0 < i < n 0 < i < n
(c)Constant propagation inMAJ(left) andMAJ−1(right).
cin • • • • • • •
a • • • • • •
b
C • • • • • •
b0 = 0 b0 = 1 bi = 0 bi = 1 bn−1 = 0 bn−1 = 1 b0 = 0 b0 = 1 bi = 0 bi = 1 bn−1 = 0or 1
0 < i < n− 1 0 < i < n − 1
(d)Constant propagation inCMAJ(left) andCUMA(right) gates.The bottom line is the enablebit.
Figure 5: Building blocks for addition, subtraction, and comparator circuits; bi (0 ≤ i ≤ n − 1) is the
i-th bit. In (c), cout is discarded. In (c) and (d), cin = 0 for the first MAJ and CMAJ block. The order
of lines in (c) and (d) is the same.
inverters. Given a constant C0, one can compute M − C0 and compare possible circuits for adding C0
and subtracting M − C0.
Comparators a < b are similar to subtractors — one subtracts a − b and checks a − b < 0. Cuccaro
adders can be modified to perform comparison, leaving their data inputs unchanged and producing a
one-bit result as the most significant carry-bit of subtraction. Therefore, after the MAJ blocks, one
uses inverse MAJ blocks instead of UMA blocks used in adders. When comparing to a known constant,
simplifications are possible as in Figure 5d. Comparing to a known n-bit constant with n1 non-zero bits,
such circuits require no more than 2n− 2 Toffoli gates, 3 CNOT gates, and 4n1 inverters.
Modular reduction x%M for x ≤ 2M can be performed with one comparator and one conditional
subtraction, connected serially with at most 5n− 7 Toffoli gates, n1 + 5 CNOT gates, and 8n1 inverters
(2n1 inverters to set and reset ancillae before and after the computation). Figure 6a shows such a circuit
and exhibits additional gate optimizations at the interface between the comparator and the subtractor.
The inverter on x3 is the result of simplifying a CNOT gate in a Cuccaro adder. Figure 6b shows further
optimizations using Toffoli gates with negative controls.4 Figure 7 illustrates controlled modular
reduction, where the comparator and the subtractor remain intact, but the result of comparison is
conditioned on the new control using a new ancilla. This ancilla is cleared at the end, but the garbage
output γ inherited from uncontrolled modular reduction remains. Modular reduction for x ≪ M is
4In practice, CNOTs and Toffoli gates with negative controls may be as easy to implement as the gates with positive
controls. Otherwise, additional inverters around the controls suffice. Negative controls not only result in more compact
circuit diagrams, but can also help reading such circuits. Recall that positively-controlled T gates with targets on 0-
initialized ancillae compute the AND function ab⊕ 0 = ab. Using negative controls and a 1-initialized ancilla computes the
OR function: a′b′ ⊕ 1 = (a + b) ⊕ 0 = a+ b.
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x0 • • • y0 x0 • • y0
x1 • • • • y1 x1 • • • • y1
0 • • • 0 0 0
x2 • • • • y2 x2 • • • • y2
0 • • • • • 0 0 • 0
x3 • • • • y3 x3 • • y3
0 • • 0 0 0
x4 • y4 x4 • y4
0 • • • • • • • γ 0 • • • • • • • γ
(a) (b)
Figure 6: (a) A circuit for modular reduction withM = 21 (after optimization) consisting of a comparator
and subtractor based on the Cuccaro construction [10]. For x > 21, γ = 1 which activates the subtractor
block. Using this circuit as a building block may require clearing or avoiding the garbage output bit γ
as in Figure 9. (b) Further optimization using negative controls, shown with hollow circles.
x0 • • y0
x1 • • • • y1
0 0
x2 • • • • y2
0 • 0
x3 • • y3
0 0
x4 • y4
0 • • • • • • • 0
0 • • γ
ς • • ς
Figure 7: Modular reduction with M = 21 controlled by ς . The last Toffoli gate clears the added
ancilla. Compared to Figure 6b, added are one ancilla and two Toffoli gates incident to ς , of which the
first enables subtraction and the second clears the ancilla.
discussed in Section 3 under division with remainder.
Conditional modular addition of a constant. The straightforward implementation y = (x+ a)%M
by adding a constant and then performing mod-M reduction clears the added carry bit, but leaves a
garbage bit. This bit can be cleared by (y < a). To avoid the carry, precompute αM = M − a, use
y = (x < αM ? x + a : x− αM )5 and clear the ancilla via (y < a). Comparators optimized for x < αM
may be smaller than those for x < M .
3 Multiplicative circuit blocks
We now develop several circuits for Cx%M and related operations, using additive building blocks from
Section 2.
Circuits for (2k + 1)x (not modular) can be constructed by shifts and adds, but the challenge is to
avoid unnecessary garbage ancillae. Our circuits are structured as follows. For bit values xi (i < n)
of x, the bit values of (2k + 1)x, Si, can be constructed by a k-bit shift of x followed by an n + k
bit add (i.e., 2kx + x). The addition can be performed by a generic Cuccaro adder — 2kx on main
qubits, x on ancillae, — but clearing these ancillae is difficult. Another approach is to construct logical
sub-expressions for output bit i based on the bit values of x1 · · ·xi. Formula 6 gives sub-expressions for
each Si bit. To calculate each Si, we precompute the incoming carry ci in Formula 6 and store it on an
ancilla. For n such ancillae, we need at most 3n Toffoli gates. To construct Si values, at most 3n CNOT
gates suffice. To clear the ci ancillae after use, the Toffoli gates that computed them are performed in
reverse (their inputs did not change). With the additional 3n Toffoli gates to clear ancillae, a circuit for
(2k +1)x needs up to 6n Toffoli gates and 3n CNOTs. Figure 10b illustrates a 4-bit 3x circuit after two
5The ternary conditional a ? b : c is similar to if(a) then b else c, but is more flexible. It returns the value of b or
the value of c (it can be an l-value).
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Cin
+
0
x0 y0 x0 y0 x0 y0
0 0
x1 y1 x1 • • • y1 x1 • • • y1
0 0
x2 y2 x2 • • y2 x2 • y2
0 0 0 • • • 0 0 • 0
x3 y3 x3 • • y3 x3 y3
0 0 0 • 0 0 0
x4 y4 x4 y4 x4 y4
0 0
0 Cout
(a) (b) (c)
Figure 8: Circuits for −x%21 based on a 5-bit Cuccaro adder: (a) Inverters on the zero-initialized ancillae
prepare the value 10=31-21=21’, (b) an optimized circuit, (c) further optimization using negative controls.
optimizations: (i) literal reduction in Si and ci sub-expressions, and (ii) absorbing inverters in Toffoli
gates with negative controls.
Si =


xi 0 ≤ i < k
xi ⊕ xi−k ⊕ ci k ≤ i < n
xi−k ⊕ ci n ≤ i < n+ k
xi−k−1ci−1 i = n+ k
ci =


0 0 ≤ i ≤ k
xi−1xi−k−1 ⊕ xi−1ci−1
⊕xi−k−1ci−1 k + 1 ≤ i ≤ n
xi−k−1ci−1 n < i < n+ k
(6)
Circuits for −x%M . For bitwise negation x′, recall x′ = 2n − 1 − x. Therefore, (x +M ′)′ = 2n − 1−
(x+M ′) = 2n−1−x−(2n−1−M) =M−x = −x%M . Therefore, for x > M , −x%M can be computed
as (x+M ′)′ using one Cuccaro adder, as illustrated in Figure 8 for M = 21 andM ′ = 31−21 = 10. The
proposed circuit maps x = 0, x = M , and x > M into M , 0, and 2n + (M − x), respectively. Note that
inverting any circuit for −x%M will produce a circuit computing −x%M because (M − (M − x)) = x.
A circuit for conditional −x%M can be constructed by converting each inverter to a CNOT gate and
applying the conditional modular reduction discussed in Section 2 and illustrated in Figure 7.
Circuits for 2kx%M for odd M > 2. We start with a linear-sized circuit for 2x%M that clears its
ancillae.6 The bulk of our 2x%M circuit computes x%⌈M/2⌉ using a modular-reduction circuit we
described earlier, which evaluates x ≥ ⌈M/2⌉ on a 0-initialized ancilla, but also zeros out the most
significant bit. To multiply x%⌈M/2⌉ by two, it suffices to rotate the bits, which moves the most
significant zero into the least significant position. One also needs to (a) change the LSB to 1 conditional
on the ancilla — this can be done with a CNOT, (b) clear the ancilla conditional on the LSB — this
can be done with another CNOT. This circuit is illustrated in Figure 9a. Further circuit optimization
6Circuits in the literature may exhibit quadratic size because, to clear ancillae, they implement x/2 %M by finding the
modular inverse of 2 (see Section 2) and decomposing it in binary.
x0 • • • × • y0 x0 • • • y1
x1 • • ×× y1 x1 • • y2
0 • • • • • 0 0 • 0
x2 • • • • ×× y2 x2 • • y3
0 • • • • • 0 0 0
x3 • • • • ×× y3 x3 • • • • y4
0 • • 0 0 • 0
x4 • × y4 x4 0
0 • • • • • • • • 0 0 • • • • • • • y0
(a) (b)
Figure 9: Circuits for f(x) = 2x%21, (a) module-based design, (b) after three optimizations. The first
and second sub-circuits in these figures are for (x > 10) and (x > 10 ? x− 11 : x), respectively. In (a),
SWAP gates are used to compute 2x, the second-to-last CNOT adds 1 (i.e., 2x+ 1), and the last CNOT
clears the bottom ancilla. These gates can be removed by reordering output labels as shown in (b).
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uses three tricks. One is the merger of inverters into negative controls (shown with hollow circles) of
Toffoli gates, this may benefit from creating pairs of canceling inverters and/or moving inverters through
targets of CNOT/Toffoli gates. The second optimization deals with the two CNOTs at the end of the
circuit. It creates a pair of canceling CNOTs prior to them, so that three CNOTs can be combined into
a SWAP. The remaining CNOT gate is controlled by a 0 value created by doubling, thus can be removed.
We are left with a chain of SWAP gates that rotate the significant bits and onto an ancilla, in particular,
the 0 value is rotated onto the ancilla (at which point all ancillae are cleared). The third optimization
interprets the bit rotation at the end of the circuit as a relabeling of outputs. The resulting circuit in
Figure 9b works correctly only for x ≤M , but x ≤M can be guaranteed in Shor’s algorithm.
Since output relabeling cannot be used in a controlled 2x%M circuit, controlled rotation can be
implemented with controlled-SWAP gates. However, when multiple 2x%M circuits are concatenated to
implement 2k%M , all controlled rotations can be merged into one such rotation at the end of the circuit.
Modular reduction 2ix%M for M = 2k ± 1 can be performed using a well-known algorithm. To
compute x%(2k − 1), add 2k-ary digits of n-bit x modulo 2k − 1. To compute x%(2k + 1), alternate
addition and subtraction of 2k-ary digits of n-bit x modulo 2k + 1. When k > n, no gates are needed.
Otherwise, one can use ⌈n/k⌉ Cuccaro adders on log2M bits. In the case M = 2k − 1, the output carry
of each adder can be ignored. Hence, Toffoli and CNOT gate counts are ⌈n/k⌉ · 2k and ⌈n/k⌉(4k + 1),
respectively. For M = 2k + 1, the output carry of each Cuccaro adder should be considered. In this
case, at most ⌈n/2k⌉ mod-M reduction modules on log2M bits are sufficient. Therefore, the numbers of
Toffoli and CNOT gates are ⌈n/k⌉(2k+2)+⌈n/2k⌉(5k−2) and ⌈n/k⌉(4k+5)+⌈n/2k⌉(n1+5) (n1 ≤ k+1
represents the number of non-zero bits in M), respectively. Another approach to implement the required
additions and subtractions is to implement the counters (0, 1, ..., 2k±1−1) and (2k±1−1, 2k±1−2, ..., 0)
conditional on bit values of n-bit x as illustrated in Figure 11 for x%3. Clearly, no %M modules will
be required in this approach. A factor of 2i only changes the indices of the bits read by the baseline
algorithm. All circuits constructed here exhibit linear number of CNOT and Toffoli gates in terms of n.
Special case 2kx%M whereM = 2n−1±d and both k and d are very small. Breaking down x into k more
significant bits and n− k less significant bits, we write x = 2n−kxhik + xlon−k = 2n−k(x/2n−k) + x%2n−k
and then
Cx%M =
(
2nxhik + 2
kxlon−k + 0k
)
%M
=
(
xhik (1± d) + 2
kxlon−k
)
%M =
(
(2kxlon−k + x
hi
k )± dx
hi
k
)
%M = (rotk(x)± dx
hi
k )%M (7)
where rotk(x) is a cyclic shift (rotation) of x by k bits (rotk(x) may exceed M). Note that when d = 0
or d = 2, we get a well-known special case described above. When |d| < 2n−k modular reduction can be
computed by subtracting M if the number exceeds M , which allows one to compute the product dxhik
through a series of shifts, additions and subtractions. For larger values of d, we can write 2k = 2k1+k2
such that |d| < 2n−k1 and |d| < 2n−k2 , then compute 2kx by multiplying by 2k1 and by 2k2 in separate
steps. Another approach would let the i-th bit of xhik control the modular addition of a precomputed
constant d2i % M , as shown in Section 2.
Division with remainder circuits convert x into x/ρ, x%ρ without loss or gain of information. A
simple example is given by ρ = 2k, where the quotient and the remainder are simply the n− k high and
the k low bits of x. Previously, we have also shown linear-sized remainder circuits for 2n± 1. In general,
division can be performed by a series of subtractive modular reductions, whose ancillae accumulate the
bits of the quotient. When x < 2kρ, the most significant bit is computed by a mod-2k−1ρ reduction, the
next bit by a mod-2k−2ρ reduction, etc for a total of k + 1 reductions. The last reduction produces the
remainder.
4 Cx%M using division with remainder
We propose the following computation of Cx%M .
Theorem 4.1 Consider integers 0 ≤ x < M , 1 < C < M with gcd(C,M) = 1. Define ρ = ⌈MC ⌉ and
δ = C −M%C. Then
Cx%M =
(
δ⌊x/ρ⌋+ C(x%ρ)
)
%M (8)
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Furthermore, when C2 < M ,
δ⌊x/ρ⌋+ C(x%ρ) < 2M (9)
so that a single subtractive mod-M reduction suffices.
Proof. Clearly, x = ρ⌊x/ρ⌋ + x%ρ. Then Cx = Cρ⌊x/ρ⌋ + C(x%ρ). We leave the latter term as is
because C(x%ρ) ≤ C(ρ − 1) = C⌊M/C⌋ < M . To reduce the former term, note that M < Cρ < 2M ,
thus Cρ%M = Cρ − M . Substitute M = C⌊M/C⌋ + M%C = C⌈M/C⌉ − C + M%C to obtain
Cρ%M = C −M%C = δ, proving Formula 8.
Since δ < C and ⌊x/ρ⌋ < Cx/M < C, we have δ⌊x/ρ⌋ ≤ C2 which proves Formula 9.
To construct reversible circuits using this result, use the circuits for division with remainder from
Section 3 to represent x by the pair (⌊x/ρ⌋, x%ρ) without a loss or gain of information. This will require
⌈log2 C⌉ subtractive mod-2iρ reductions, with the ⌈log2 C⌉-bit remainder stored in ancilla (for C = 3,
two mod-ρ reductions are performed). A challenging part is to implement multiplications by constants
δ⌊x/ρ⌋ and Cx%ρ with reversible circuits, so that ancillae are cleared. This is illustrated in Section 3
for C = 2n± 1. After modular addition, ancillae can be cleared by computing (Cx%M)%C, which takes
linear time for C = 2n ± 1 as explained in Section 2.
Example 4.1 This approach is illustrated in Figure 11 for 3x%35 where ρ = 12, δ = 1. We implement
⌈log2 3⌉ = 2 subtractive mod-12 and mod-24 reductions by two successive %12 modules. Accordingly, the
second-to-last and the last ancillae evaluate to 1 when 12 ≤ x and 24 ≤ x, respectively. After the first
CNOT, the ancillae will be 1 for 12 ≤ x < 24 and 24 ≤ x. Therefore, the values of the lowest-placed
ancillae are 0, 1 or 2 based on the value of x. Computing 3x (not modular) and adding 1 for 12 ≤ x < 24
or 2 for 24 ≤ x (Formula 8) implement 3x%35. To clear the ancillae used, one needs to implement %3
on two new ancillae (two highest-placed ancilla bits in Figure 11) and uses the bits to control two CNOT
gates. Since 2%3 = 1, we can rewrite x = 25x5+2
4x4+ · · ·+2x1+x0 %3 as −x5+x4−x3+x2−x1+x0
%3 which can be implemented by three up-counters conditioned on even bits and three down-counters
conditioned on odd bits. The %3 computation can be undone by applying %3 in reverse (indicated by the
(%3)−1 block in Figure 11).
Values C = O(1) facilitate linear-time mod-ρ decomposition by subtractive reductions and also imply
δ = O(1), x/ρ = O(1). Therefore the first multiplication can be performed through controlled additions
of constants. Given our circuits for (not modular) multiplication by (2k+1) in Section 3, Formula 8 can
be used with C = 5, 9, 17, 33, . . .. Circuits for multiplication by δ = C −M%C are available for δ of the
form 2k and 2k + 1.
Working with C >
√
M directly can be difficult because many modular reductions may be required
in Formula 8, and their ancillae must be cleared. It helps to postpone, until the end, clearing the ancilla
that contain x%ρ, and use them to clear the ancillae for modular reductions. Another trick is to avoid
unnecessary modular reductions by interpreting each multiplication %M . In particular, large C values
can be replaced by M − C if the addition is replaced by subtraction. In this context, some large C
values may also be convenient when δ = O(1) and ρ = 2O(1), and thus the second multiplication can be
performed through controlled additions of constants.
To count the number of Toffoli and CNOT gates for x 7→ (x/ρ, x%ρ), we use ⌈log2 C⌉ subtractive
mod-2iρ reductions and ⌈log2 C⌉ ancillae. The reductions go from larger numbers to smaller numbers,
ending with ρ. A 2iρ-reduction module operates on ⌈log2 ρ⌉+ i bits. Hence, the number of Toffoli gates
will be Σ0i=⌊log2(M/ρ)⌋
(5⌈log2 ρ⌉−7+5i) < ⌈log2 C⌉(5⌈log2M⌉−7). To compute (2k+1)x%M by division
with remainder, one additionally uses a multiplicative module Cx (not modular) to compute C(x%ρ).
Consequently, one Cuccaro adder and one %M module are employed to add ⌊x/ρ⌋ to the result and
apply the mod-M reduction. To clear ancillae by computing (Cx%M)%C, two %C modules and O(1)
gates are necessary. Additionally, ⌈log2 C⌉ and ⌈log2M⌉+ 1 ancillae are required for the first modular
reductions and other blocks, respectively.
5 Circuit operators and decompositions
Given small circuits proposed earlier, we find additional C values for which small Cx%M circuits exist.
5.1 Multiplicative decompositions
We employ two circuit operators— inversion and negation — that convert a reversible circuit for Cx%M
into a circuit for τ(C)x%M , where the function τ(·) characterizes the transform.
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x0 y0 x0 • • • y0
x1 y1 x1 • • • • y1
x2 • • • y2 0 • • 0
x3 • • y3 x2 • • • • y2
0 • 0 0 • • • 0
x4 • • y4 x3 • • • • y3
0 • 0 0 • • 0
x5 y5 x4 y4
0 • • • • • • γ 0 • • 0
x > 11 x > 11?x− 12 : x x5 y5
(a) (b)
Figure 10: Circuits for (a) modular reduction with M = 12 (after optimization), and (b) computing
f(x) = 3x for x < 16. In (b), gates in the dashed box clear ancillae.
x0
%12 %12 3x
+
•
(%3)−1
y0
x1 • • • y1
0 •
↑ ↑
•
↓ ↓
• 0
x2 • • • y2
0 • • • 0
x3 • y3
0 0
x4 • y4
0 0
x5 • y5
0 0
0 • 0︸ ︷︷ ︸
%3
Figure 11: A circuit for 3x%35 in Example 4.1. Circuits for 3x and modular reduction with M =
12 = ⌈35/3⌉ are illustrated in Figure 10. The two mod-12 reductions compute (x/12, x%12), the latter is
unconditionally multiplied by 3 (the 3x box) and the result is added to the former (the adder box). The
%3 module modifies two highest-placed ancilla bits, counting up (0,1,2) and down (0,2,1). It consists of
three count-up (↑) and three count-down (↓) blocks — the first block of each kind is shown in detail. The
two CNOTs that target the last two lines clear ancillae set by %12 modules. The (%3)−1 module clears
ancillae set by the %3 module.
Inversion reverses the order of the gates and replaces each gate with its inverse (inverters, CNOT
gates, swaps and Toffoli gates are self-inverse). Circuit size is preserved. The generated circuit computes
τ(C)x%M , where τ(C) is the mod-M inverse of C, i.e., τ(C)C%M = 1. When gcd(C,M) = 1, modular
inverse exists, is unique and can be computed by the extended Euclidean algorithm [7]. When applied to
small-power-of-two circuits (C = 2k), inversion produces negative-power-of-two circuits (C = 2−k%M)
and generates new convenient C values unless M = 2n − 1.
Negation entails τ(C) = M−C = −C%M . Note that −x%M = M−x = (2n−1)±d−x = x′±d, where
′ performs bitwise negation. Therefore, the circuit operators adds an inverter on every wire and performs
one modular addition/subtraction with d, either before or after modular multiplication by C. Circuit size
increases. When M is odd, so are M − 2k, producing new convenient values. Combining negation with
inversion may produce additional convenient values. Given that the two transforms commute, applying
inversion and negation to small powers of two produces at most 4⌈log2M⌉ convenient values (including
small powers of two), which can be a lot smaller than ϕ(M).
Modular products. Composing compact circuits for convenient constants in series, one can often
obtain additional convenient constants C = C1C2%M . However, when multiplying small positive and
negative powers of two, no new values can be obtained. Multiplying positive powers of two (or negative
powers of two) does not help when M = 2n − 1, e.g., for M = 15. Products with negated powers of two
do not give new convenient values when M = 2n + 1, e.g., for M = 33. In general, since (Z/MZ)× is
a product of two cyclic groups, it suffices to build compact reversible circuits for its two generators and
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Table 1: Number of gates in circuit blocks. In this table, n1 and n
′
1 represent the number of non-zero
bits inM and C and n = ⌈log2M⌉, and n′ = ⌈log2 C⌉. T , C, and A are the number of Toffoli, CNOT and
ancillae, respectively. More accurate gate count for division with remainder is discussed in text. Further
constant-specific optimizations may be possible.
Gates and ancillae
Circuit block Formula T C A
Cuccaro adder (x, y) 7→ (x, x+ y) 2n 4n+ 1 1
Controlled addition (x, y) 7→ ctrl ? (x, x + y) : (x, y) 4n+ 1 2n 1
Controlled addition of a constant (x, y) 7→ ctrl ? (x, x+M) : (x, y) 3n− 5 n1 + 2 n+ 1
Comparator (x > M) 2n− 2 3 n+ 1
Subtractive modular reduction (x, y) 7→ x > M ? (x, x−M) : (x, y) 5n− 7 n1 + 5 n+ 1
Special-case multiplication (2k + 1)x 6n 3n n+ 1
Negation −x%M 2n 4n+ 1 n+ 1
Modular multiplication by powers of two 2kx%M k(5n − 7) k(3n + n1 + 5) n+ 1
Division with remainder x 7→ (x/ρ, x%ρ), ρ = ⌈MC ⌉ n
′(5n− 7) n′(n1 + 5) n
′+n
Special-case modular multiplication (2k + 1)x%M (k+2)(5n−7)+
8n+2(5n′−7)+
O(1)
(k+2)(n1 +5)+
7n+2(n′1 +5)+
O(1)
k+n+2
compose them in various ways to produce reversible circuits for all other group elements. This strategy
is impractical because (i) the composed circuits will often be larger than necessary, (ii) it is not clear
how to identify a pair of generators without knowing p and q.
5.2 Additive decompositions and a shortest-path formalism
For large C, the multiplicative operators described above may be insufficient. To also consider additive
operators, we introduce a zero-initialized ancilla register which is cleared after Cx%M is computed in
the primary register. A value is copied into this register from the primary register using a parallel chain
of CNOT gates. Multiplicative operators can be applied to individual registers, and additive operators
replace the contents of one of the register with the modular sum or difference of two values (note that
these operations are reversible). The operators we consider are listed in Table 2, along with their costs,
measured as the number of T gates (which dominate quantum cost). We use the following circuit
descriptions.
• Every step/operator takes exactly two characters
• Odd-numbered characters are operator types: c,~,+,-,d,h,r,t,v,f
• Even-numbered characters are register indices: 1 or 2.
For example, the literal c2 represents a bit-wise CNOT operation with Register 2 as its target. It
is meant to copy the contents of Register 1 to a zero-initialized Register 2 (or clear Register 2, when
it duplicates Register 1). The same can be accomplished using the modular addition operator +2 (the
modular subtraction operator -2, respectively), but at a higher cost. The circuits c2c2, +2-2 and r1t1
do nothing, and the circuit c2c1c2 swaps the contents of the two registers. As a more complex example,
to compute (x, 0) 7→ (3x%65, 0) without the multiplicative 3x%M operator we introduced earlier, one
might use the circuit c2+1+1+2+2d2+2d2d2c2. It uses 154 T gates, and is smaller than our generic
3x%M circuit. However, such compact circuits need to be discovered for each M . We reduce this task
to finding a shortest path in a graph where the vertices represent possible two-register states relative to
the initial state (x, 0). For 0 ≤ a, b < M , vertex (a, b) represents (ax, bx). The source vertex is (1, 0).
The weighted edges represent operators from Table 2 with respective costs. When traversing this graph,
vertices and edges can be generated on the fly.
Theorem 5.1 For an n-bit value M and any 0 < C < M coprime with M , the worst-case gate count
of optimal two-register circuits mapping (x, 0) 7→ (Cx%M,x) and (x, 0) 7→ (Cx%M, 0) is O(n2).
Proof. Once the statement for (x, 0) 7→ (Cx%M,x) is proven, the statement for (x, 0) 7→ (Cx%M, 0)
follows by Bennett’s construction for clearing ancillae (Section 1.2) which produces a circuit of the
second kind by composing two circuits of the first kind. Consider the binary decomposition of x = Σi2
ibi
and traverse it from the most significant bit. Before considering a new bit, apply the d2 operator,
except when the second register holds value 0. Upon seeing bit 1, apply the +2 operator. For example,
x = 13 = 0b1101 leads to operators +2d2+2d2d2+2, which produce
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Table 2: Circuit operators for two n-bit registers and their costs in terms of the number of T gates. Note
that for each operator, its inverse is also listed in the table and has the same cost.
Op code Binary/Unary Cost Transformation
c1 Binary 0 (0, y) ↔ (y, y)
c2 Binary 0 (x, 0) ↔ (x, x)
˜1 Unary 2n (x, y) 7→ (−x%M,y)
˜2 Unary 2n (x, y) 7→ (x,−y%M)
+1 Binary 2n (x, y) 7→ ((x + y)%M,y)
+2 Binary 2n (x, y) 7→ (x, (x + y)%M)
-1 Binary 2n (x, y) 7→ ((x− y)%M,y)
-2 Binary 2n (x, y) 7→ (x, (y − x)%M)
d1 Unary 5n− 7 (x, y) 7→ (2x%M,y)
d2 Unary 5n− 7 (x, y) 7→ (x, 2y%M)
h1 Unary 5n− 7 (x, y) 7→ (x/2%M,y)
h2 Unary 5n− 7 (x, y) 7→ (x, y/2%M)
r1 Unary 33n − 35 (x, y) 7→ (3x%M,y)
r2 Unary 33n − 35 (x, y) 7→ (x, 3y%M)
t1 Unary 33n − 35 (x, y) 7→ (x/3%M,y)
t2 Unary 33n − 35 (x, y) 7→ (x, y/3%M)
v1 Unary 38n − 42 (x, y) 7→ (5x%M,y)
v2 Unary 38n − 42 (x, y) 7→ (x, 5y%M)
f1 Unary 38n − 42 (x, y) 7→ (x/5%M,y)
f2 Unary 38n − 42 (x, y) 7→ (x, y/5%M)
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Figure 12: Cx%M circuit costs for select M values, shown as cumulative distribution functions.
(x, 0) 7→ (x, x) 7→ (x, 2x) 7→ (x, 3x) 7→ (x, 6x) 7→ (x, 12x) 7→ (x, 13x)
To swap the register values, one can apply c2c1c2 or c1c2c1, but this may be unnecessary within
Bennett’s construction. Each operator uses O(n) gates. The circuits use n − 1 d2 operators and up to
n +2 operators, thus O(n2) gates total.
The upper bound on the T -cost of (x, 0) 7→ (Cx%M,x) circuits implied by our proof is n(5n −
7) + 2n2 = 8n2 − 7n, with the average-case estimate n(5n − 7) + n2 = 7n2 − 7n because half of the
bits are 0 on average. These bounds can be improved by considering the canonical signed digit (CSD)
decomposition, which uses not only additions but also subtractions, and ensures that at least one of
each two neighboring bits is a 0. Thus 7n2 + O(n) becomes a worst-case bound, and the average case
improves to 6 23n
2 + O(n). For (x, 0) 7→ (Cx%M, 0) circuits, doubling the above estimates due to the
use of Bennett’s construction produces 14n2 + O(n) in the worst case and 13 13n
2 + O(n) on average.
The smallest-cost circuits we report in Section 6.2 improve upon these bounds by factors 2-4, but not
asymptotically. We also note that our shortest-path construction produces O(n)-sized circuits in some
basic cases, such as C = 2, 3, 4, ... In contrast, resorting to Bennett’s construction with binary or CSD
expansion involves the modular inverse of C and typically leads to n2-sized circuits.
6 Examples of modular multiplication
Here we study M = pq for small prime p and q. One can argue that large classes of such M values
should be excluded from consideration in the context of Shor’s algorithm because they offer no value for
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number-factoring. For example, numbers of the formM = b2pi−1 can be factorized quickly by computing
gcd(M, bpi ± 1), and this class includes the number 15, commonly used in experimental demonstrations
of Shor’s algorithm. The same argument applies to some numbers that satisfy mM = b2pi − 1, where
m has very few factors. This class includes the number 21, considered as the next example after 15 for
quantum number-factoring. Indeed, 3 · 21 = 82 − 1 = 7 · 9 leads to gcd(7, 21) = 7. Nevertheless, we
consider these cases for completeness and use them to illustrate general circuit constructions.7
6.1 Very small moduli
Table 3 describes small circuits for Cx%M functions with coprime C and M with 6 bits or less. Each
circuit is described by a parenthesized triplet consisting of the Toffoli gate count, the CNOT gate count
and the number of ancillae. An expression indicating circuit structure follows after a colon. C values
where gcd(C,M) > 1 and C ≥M are marked by × and −, respectively. For eachM , the last row reports
circuits constructed by binary expansion of x (Section 1.2) with the smallest gate counts among different
C values.
In each case, we report the best circuit structure we could find. For example, 3x%35 can be imple-
mented as −25. At most one inverter may be used on each circuit line. Of the techniques we presented,
the most economical one is the use of 2x%M circuits, their repetitions, inverses and negations. In some
cases (M = 21, 39, 55), it suffices for all C values. When additional circuit constructions are needed,
we start with circuits for 3x%M or 5x%M , except when the modulus is divisible by 3 or 5. By means
of circuit operators, these additional primitive circuits generate a large number of composite circuits,
especially that they can be composed with powers of two, etc. In Table 3, the first grayed cell of a
column represents a primitive circuit that is not a power of two. The smallest circuits constructed by
binary expansion of x for eachM (shown in the bottom row) are typically larger than the largest circuits
proposed. The data suggest that divisibility of M by 3 can lead to relatively large Cx%M circuits
compared to other moduli M with the same number of bits. This is because C = 3 is the smallest C
value unrelated to powers of two, for which we can build compact multiplication circuits. Among M
values divisible by 3, circuits for M = 39 tend to be smaller because all C values coprime with M can
be obtained through positive and negative powers of two, and their inverses.
6.2 Larger moduli
We now illustrate the use of our shortest-path reduction to find two-register mod-mult circuits. Our
C++ implementation of Dijkstra’s algorithm operates on an M ×M vertex array, but generates edges
on the fly. In one pass, it finds all single-source shortest paths starting at (1, 0) and produces Cx%M
circuits for all C coprime with M (this is convenient, but not necessary when working with Shor’s
algorithm). The modular multiplication circuits with 7-14 bits produced by our techniques are available
online at http://www.eecs.umich.edu/~imarkov/MME/. In Table 4, we show circuits for Cx%65 with
all coprime C. Figure 12 shows circuit-cost distributions (for T gate counts) for severalM values in terms
of cumulative distribution functions (CDF). Maximum and average costs for all 6-14 bit semiprime M
values not divisible by 2 and 3 are reported in Table 5. On a fast Linux workstation (3.0GHz Intel
CPU with 8GB RAM), processing one 14-bit M value takes one to six minutes, and less than three days
for all 14-bit M values.8 Many 15-bit values require over 8GB memory, and runtime increases four- to
eight-fold. Our implementation of Dijkstra’s algorithm based on an explicit 2n × 2n vertex array does
not scale beyond 15-bit M . However, the shortest-path formalism can be applied in different ways to
find optimal circuits for larger M values, and also to perform heuristic optimization for much larger M
values.
The sizes of n-bit modular multiplication circuits in Table 5 fit very well (R2 > 0.999) to quadratic
functions, producing the worst-case bound 6n2 + O(n) and the average-case estimate 3.3n2 + O(n).
Thus, our circuits are 4 times smaller on average than CSD-based circuits produced using Bennett’s
construction discussed after Theorem 5.1.
7This does not justify the use of 15 and 21 in physical experiments where scalability must be demonstrated.
8We report timing for an implementation of Dijkstra’s algorithm that uses a comparison-based priority queue from C++
STL. Given that all path lengths are integers below 10000, we have also implemented an O(1)-time bin-based priority-
queue. Runtime improvements were significant for smaller n, but memory usage increased somewhat. Since memory is the
main bottleneck for larger n, we decided to use the more compact comparison-based priority queue.
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Table 3: The structure and gate count of the proposed circuits for Cx%M with coprime C and M with
6 bits or less. Each circuit is described by a parenthesized triplet consisting of the Toffoli gate count,
the CNOT gate count and the number of ancillae. DR indicates direct use of division with remainder
(Theorem 4.1). Circuits for M = 15 are illustrated in Figure 3. Gray cells indicate circuits that do
not only use powers of two, negative powers of two, or their inverses. All ancillae are cleared after
the computation. Additional optimizations are possible. For each M , the last row reports circuits,
constructed by binary expansion of x, with the smallest gate counts among different C values.
M = p · q (|(Z/MZ)×|)
C 21 = 3 · 7 (12) 33 = 3 · 11 (20) 35 = 5 · 7 (24) 39 = 3 · 13 (24) 51 = 3 · 17 (32) 55 = 5 · 11 (40) 57 = 3 · 19 (36)
2 (15,16,4): 21 (22,24,5): 21 (17,20,4): 21 (12,19,3): 21 (17,19,4): 21 (12,18,3): 21 (22,19,5): 21
3 × × (65,39,6): DR × × (85,127,3): -2−7 ×
4 (30,32,4): 22 (44,48,5): 22 (34,40,4): 22 (24,38,3): 22 (34,38,4): 22 (24,36,3): 22 (44,38,5): 22
5 (33,34,4): -2−2 (123,51,7): DR × (36,57,3): 2−3 (146,62,7): DR × (138,76,8): DR
6 × × (82,59,6): 2 · 3 × × (73,109,3): -2−6 ×
7 × (145,75,7): 2/5 × (61,98,3): -25 (197,119,7): 5/8 (36,54,3): 2−3 (71,60,5): -2−3
8 (45,48,4): 23 (49,51,5): -2−2 (51,60,4): 23 (36,57,3): 23 (51,57,4): 23 (36,54,3): 23 (66,57,5): 23
9 × × (34,40,4): 2−2 × × (72,108,3): 26 ×
10 (18,18,4): -2−1 (145,75,7): 2 · 5 × (24,38,3): 2−2 (149,64,7): -5−1 × (160,95,8): 2 · 5
11 (15,16,4): 2−1 × (68,80,4): 2−4 (60,95,3): 2−5 (180,100,7): 4/5 × (165,98,8): -2/5
12 × × (65,39,6): 3−1 × × (61,91,3): -2−5 ×
13 (48,50,4): -23 (128,54,7): -5−1 (54,62,4): -2−3 × (34,38,4): 2−2 (108,162,3): 2−9 (187,117,8): -5/4
14 × (150,78,7): -5/2 × (73,117,3): -26 (180,100,7): 5/4 (24,36,3): 2−2 (49,41,5): -2−2
15 × × × × × × ×
16 (30,32,4): 2−2 (27,27,5): -2−1 (68,80,4): 24 (48,76,3): 24 (68,76,4): 24 (48,72,3): 24 (88,76,5): 24
17 (33,34,4): -22 (22,24,5): 2−1 (20,22,4): -2−1 (49,79,3): -2−4 × (108,162,3): 29 (165,98,8): −1
2·5
18 × × (17,20,4): 2−1 × × (84,126,3): 27 ×
19 (18,18,4): -21 (145,75,7): 5/2 (71,82,4): -24 (13,22,3): -2−1 (54,59,4): -2−3 (97,145,3): -28 ×
20 (3,2,1): -1 (123,51,7): 5−1 × (12,19,3): 2−1 (166,83,7): -2/5 × (182,114,8): 4 · 5
21 - × × × × (121,181,3): -2−10 ×
22 - × (51,60,4): 2−3 (48,76,3): 2−4 (197,119,7): 8/5 × (187,117,8): -4/5
23 - (150,78,7): −1
2·5
(68,41,6): -3−1 (49,79,3): -24 (166,83,7): −5/2 (61,91,3): -25 (138,76,8): 5−1
24 - × (71,82,4): -2−4 × × (49,73,3): -2−4 ×
25 - (44,48,5): 2−2 × (72,114,3): 26 (20,21,4): -2−1 × (88,76,5): 2−4
26 - (150,78,7): -2/5 (37,42,4): -2−2 × (17,19,4): 2−1 (96,144,3): 2−8 (165,98,8): -5/2
27 - × (54,62,4): -23 × × (13,19,3): -2−1 ×
28 - (128,54,7): -5 × (61,98,3): -2−5 (163,81,7): 5/2 (12,18,3): 2−1 (27,22,5): -2−1
29 - (49,51,5): -22 (85,61,6): -6 (25,41,3): -2−2 (200,121,7): -8/5 (97,145,3): -2−8 (22,19,5): 2−1
30 - × × × × × ×
31 - (27,27,5): -21 (37,42,4): -22 (37,60,3): -23 (163,81,7): 2/5 (48,72,3): 2−4 (160,95,8): 5/2
32 - (5,4,2): -1 (68,41,4): -3 (60,95,3): 25 (51,57,4): 2−3 (60,90,3): 25 (93,79,5): -2−4
33 - - (20,22,4): -21 × × × ×
34 - - (3,2,1): -1 (37,60,3): -2−3 × (120,180,3): 2−10 (143,79,8): -5−1
35 - - - (25,41,3): -22 (71,78,4): -24 × (182,114,8): 4/5
36 - - - × × (96,144,3): 28 ×
37 - - - (13,22,3): -21 (183,102,7): -5/4 (85,127,3): -27 (187,117,8): -4 · 5
38 - - - (1,3,1): -1 (37,40,4): -2−2 (109,163,3): -29 ×
39 - - - - × (49,73,3): -24 ×
40 - - - - (183,102,7): -4/5 × (160,95,8): 1
2·5
41 - - - - (146,62,7): 5−1 (25,37,3): -2−2 (93,79,5): -24
42 - - - - × (109,163,3): -2−9 ×
43 - - - - (54,59,4): -23 (60,90,3): 2−5 (44,38,5): 2−2
44 - - - - (200,121,7): -5/8 × (182,114,8): 5/4
45 - - - - × × ×
46 - - - - (149,64,7): -5 (73,109,3): -26 (160,95,8): 2/5
47 - - - - (37,40,4): -22 (37,55,3): -23 (165,98,8): -2 · 5
48 - - - - × (37,55,3): -2−3 ×
49 - - - - (20,21,4): -21 (72,108,3): -2−6 (71,60,5): -23
50 - - - - (3,2,1): -1 × (66,57,5): 2−3
51 - - - - - (25,37,3): -22 ×
52 - - - - - (84,126,3): 2−7 (143,79,8): -5
53 - - - - - (13,19,3): -21 (49,41,5): -22
54 - - - - - (1,1,0): -1 ×
55 - - - - - - (27,22,5): -21
56 - - - - - - (5,3,2): -1
Smallest Cx%M circuits based on binary expansion of x (with cleared ancillae)
2 (136,34,11) (225,51,14) (241,47,14) (225,41,14) (216,36,13) (202,33,13) (202,37,13)
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Table 4: Two-register circuits for Cx%65. Cost is reported as the number of T gates.
C T -cost Circuit C T -cost Circuit
2 28 d1 33 28 h1
3 154 c2+2+2+1+1d1+1d1d1c2 34 140 c2+2+2+1+1d1+1d1-2c2
4 56 d1d1 36 126 c2+2+2+1+2+1+1d1-2c2
6 140 c2h1h1-1-2-1-1-2-1c2 37 140 c2+1d1+2+1+2d2+1+2
7 140 c2+2h1+1+2+1h2+2+2 38 126 c2+1+2+1+1+2+1d1-2c2
8 84 d1d1d1 41 126 c2+1+1+2+2+1+1+2+1+2
9 140 c2+2+1h1+1+2+1+2+2+2 42 140 c2+1+1+2h1+1+1+2+2+2
11 140 c2+1+2+1+1+2+1d1d1c2 43 168 c2+1+2+1+2d2-1-2d2c2d1
12 126 c2+1h2-2-1-2-2-1-2c2 44 140 c2+2h1-1h1-1-1-2c2
14 140 c2+2d2+1+2+1h2+2+2 46 126 c2+1+2+1+1+2+2+1+1+2
16 70 ˜1h1h1 47 126 c2+2+2+1+2+1+2+1+1+2
17 140 c2+1+1+2+2+1+1+2d2+2 48 140 c2+2+2+1+1+2+2+1d1+2
18 126 c2+1+1+2+1+2+1+2+2+2 49 56 h1h1
19 126 c2+2+1+2+2+1+1+2+2+2 51 140 c2+1h2+2+1+2d2+1+2
21 154 c2+2+1h1+1+1+1+1+2+1+2 53 126 c2+2+1+2h1-1-2-1-2c2
22 154 c2h1h1-1-1-1-1-1-2-1c2 54 140 c2+1+2+1+2d2-1-2d2c2
23 140 c2+2+2+1h2+2+2+1+1+2 56 126 c2+1h2-2-2-1-2-1-1c2
24 126 c2+2+2+1+1+2+2+1+2+2 57 84 h1h1h1
27 126 c2+1+2+1+2d2-1-2-1c2 58 140 c2+1h2+2+1+2h1+1+2
28 140 c2+2d2+1+2+1d1+2+2 59 140 c2h2+2+1h2-2-1-2-1c2
29 140 c2+2+2+1+2+1+2+1d2+2 61 70 ˜1d1d1
31 154 c2+2+2+1+1d1+2+1d2+2 62 168 c2h2+2+1h2-2-1-2-1c2h1
32 42 -1h1 63 42 ˜1d1
64 14 ˜1
• • • •
• •
• •
• •
• • • •
• •
• •
• •
• • •
• •
• •
• •
2 4 16 36 31 26 16 36 31 26 16 36 2 22 −1 24 28 2−4 2−8 24 28 2−4 2−8 24 28
Figure 13: Reordering and factoring in modular exponentiation for b = 2,M = 55. The initial circuit
(left). Merging conditional −x%55 operations into one block conditional on the XOR of related controls
based on Cx%M blocks from Table 3 (right). The correspondence between blocks in the two circuits can
be established by matching control lines.
7 Circuits for modular exponentiation
When implementing f(y) = by%M , one deals with modular multiplications Ckx%M, Ck = b
2k%M
conditional on bits yk, as outlined in Section 1.
7.1 Reordering and factoring of modular multiplications
The order of conditional modular multiplications does not affect the result, and this becomes useful after
some of them are factored. As we have shown earlier, sometimes Ckx%M is easiest to implement as
−(M −Ck)x%M . In this case, we can factor out −x%M conditional on yk. Any number of conditional
−x%M operations can be consolidated into one such operation, conditional on the XOR of relevant
control bits. This XOR value can be computed using a chain of CNOTs without ancillae, and uncomputed
by the same chain after use. Figure 13 illustrates these optimizations for b = 2 and M = 55. Modular
exponentiation with base 2 andM = 55, requires conditional multiplications by 2, 4, 16, 36 = 16 ·16%55,
31 = 36 · 36%55, and 26 = 31 · 31%55.
Reordering also allows one to move a small set of the most difficult multiplications to the front of the
circuit, where the initial value is 1 and generic multiplication circuits can be avoided, as shown below.
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Table 5: Costs of two-register circuits over n-bit semiprime M values not divisible by 2 and 3.
Bits # of semiprimes T -costs Circuits with max costs
n [smallest, largest] max avg C M circuit
7 7 in [65, 119] 182 134.3
3 115 c2+1+1+2+2d2d2d2d2+2
19 115 c2+1+2+2+1+2+1d2d2d2+2
38 115 c2h1h1h1h1+1+1+2+2+2
77 115 c2h2h2h2h2+2+2+1+1+2
109 115 c2+1+2+2+1+2h1+1+1+1+1+2+2
112 115 c2+2+2+1+1d1d1d1d1+2
39 119 c2+1+2h2h2h2-2-2-1-2c2˜1
58 119 c2+1+2+1+1d1d1-2-1d2c2˜1
79 119 c2+1d1+1d1d1d1-2-2c2˜1
95 119 c2+2+2d2h1d2-1d2-1c2˜1
99 119 c2+1+2+1+1+2+1+2d2+1+2+1+2
107 119 c2+1+2+1d1+2+1+2+1+1+2+1+2
109 119 c2+1+2+1+1+2+1+2+1+1+1+2+2+2
113 119 c2+1+2+1h2+2+1+2+1+1+2+1+2
114 119 c2+2+1+2+1+1d1d1+1d1+2
116 119 c2+2+2h1h1h1-1h1-1c2˜1
8 16 in [133, 253] 257 194.3
42 253 c2+2+1+2+1+1+1+2+1+2+1+2+1d1+2+2
247 253 c2+2h1+1+2+1+2+1+2+1+1+1+2+1+2+2
9 34 in [259, 511] 326 258.0
431 485 c2+2h1-1-1-2-1-2-2-1-1-2-1-2-1-2-2-1c2
476 485 c2+1+2+2+1+2+1+2+1+1+2+2+1+2+1+1d1-2c2
14 505 c2+1+2+2+1+1+2+2+1+1h2+2+2+2+1+1+2+2
18 505 c2+1+2+2+1+1+1h2+2+2+1+1+2+2+1+1+2+2
28 505 c2+1+2+2+1+1+2+2+1+1d1+2+2+2+1+1+2+2
36 505 c2+1+2+2+1+1+1d1+2+2+1+1+2+2+1+1+2+2
459 505 c2+1+2+2+1+1+1+1d1+2+2+1+2+1+2+1+2+2
469 505 c2+2+1+1+2+2+2d2+1+1+2+2+1+1+2+2+1+2
477 505 c2+2+1+1+2+2+1+1+2+2d2+1+1+1+2+2+1+2
487 505 c2+2+1+1+2+2+2h1+1+1+2+2+1+1+2+2+1+2
491 505 c2+2+1+1+2+2+1+1+2+2h1+1+1+1+2+2+1+2
494 505 c2+2+1+2+1+2+1+2+2h1+1+1+1+1+2+2+1+2
10 72 in [515, 1007] 418 327.3
935 1007 c2+1+1+1d1+1d1h2h2d1-2d1-2-2c2˜1
951 1007 c2+1+1d1+1h2d1h2d1-2d1-2-2-2c2˜1
971 1007 c2+1+1+1d1+1d1h2h2d1-2h2-2-2c2˜1
979 1007 c2+2+2d2+2d2d2h1h1-1h1-1-1-1c2˜1
989 1007 c2+2+2+2h1+2h1h1h1d2-1d2-1-1c2˜1
993 1007 c2+2+2h1+2h1h1h1d2-1d2-1-1-1c2˜1
11 152 in [1027, 2047] 518 405.0
292 2045 c2+1+2+1+1+2+2+2+2d2+1+1+2+1+2+1+1+1d1d1-2c2
2038 2045 c2+2h1h1-1-1-1-2-1-2-1-1h2-2-2-2-2-1-1-2-1c2
12 299 in [2051, 4087] 635 488.8
2229 3901 c2+1+1+1d1d1+1d1+2+1d2+1+2d2+1d2d2+1+2
3894 3901 c2+2h1+2h1-1-2-1h2h2+2h2+2h2h2+2+2+2+2
13 750 580.3
6347 7405 c2h1h1+1h1h1+1h1h1h1-1h1-1-1-1-2-1-1-2c2˜1
7398 7405 c2+2+1+1+2+1+1+1d1+1d1d1d1-1d1d1-1d1d1c2˜1
1060 7421 c2h1h1+1h1h1h1+1h1h1h1-1-1-1-1-2-2-2-1c2˜1
7414 7421 c2+2+1+1+1+2+2+2+2d2d2d2-2d2d2d2-2d2d2c2˜1
5352 7493 c2+1+1+1d1d1+1d1d1-1d1d1-2-2-1-1d1+2d1+2
7486 7493 c2+1+1+2+2h1-1h1h1h1+1h1+1h1h1h1+1+1+1+2
2163 7571 c2+1+1+1d1d1+1d1d1d1-1d1+2+2+1+2+1d2d2+2
621 in 7564 7571 c2h1+2h1-1-1-2-1-2h2h2h2h2+2h2h2+2+2+2+2
[4097, 8189] 2211 7739 c2+1+1+1d1d1+1d1d1+1d1d1+2+2+1+2+1d2d2+2
7732 7739 c2+2+2+1+2+1h1h1h1h1+1h1h1+1h1h1+1+1+1+2
2223 7781 c2+2+2+2d2d2+2d2+2d2d2-2d2d2d2-1-1-2-2c2˜1
7774 7781 c2+2+2+1+1h2h2h2-2h2-2h2h2-2h2h2-2-2-2c2˜1
6839 7979 c2h1h1-1h1h1h1h1+1h1+1h1+1+1+1+2+1+1+2+2
7972 7979 c2+2+1+1+2+1+1+1d1+1d1+1d1d1d1d1-1d1d1+2
6959 8119 c2h1h1h1h1+1h1h1+1h1+1h1+1+1+1+2+1+1+2+2
8112 8119 c2+2+1+1+2+1+1+1+1d1d1d1-1d1-1d1d1d1d1+2
4076 8159 c2+2+2+1+2+1d1+1d1d1+1d1+1d1d1+1d1d1+2+2
4662 8159 c2+2h1h1+1h1h1+1h1+1h1h1+1h1+1+2+1+2+2+2
14 882 678.6
2020 14141 c2+1+2+1+2+1+1+1d1+2+1+2d2+1+2d2+1+1+2d2d2+2d2+1+2
14134 14141 c2+2+2h1+2h1h1+1h1h1h1-1h1h1d2h1+1+1+1+2
12143 14167 c2h1h1h1h1+1h1+1h1h1h1h1+1+1+1+2h1+1+1+2
14160 14167 c2+1+1+2+2+1d1+1d1d1d1d1+1d1+1d1d1d1d1+2
12467 14545 c2+2+2+2d2d2d2d2+2d2d2d2d2-2h1-1d2-1-1c2˜1
14538 14545 c2+1+1h2+1h2+2h2h2h2h2-2h2h2d1h2-2-2-2c2˜1
12503 14587 c2+2+2+1+2+1+1+1+1d1d1d1+2+1+2d2+1+2d2+1+2+1+1d1+2
14580 14587 c2h1+1+1+2+1h2+2+1h2+2+1+2h1h1h1+1+1+1+1+2+1+2+2+2
12755 14881 c2+1+2+1+2+2+2+2+2+2d2d2d2d2+1+2+1d1-2-2-1-1-2d1-2c2
14874 14881 c2+2+2h1-1-2-1-2-1-1-2h2h2h2h2h2-2-2-2-2-2-2-1-2-1c2
12863 15007 c2+1+2+1+2+1+2+2d2d2d2d2-1-2-1-2-1-2-1-2-1d1-2d1c2˜1
15000 15007 c2+2+2h1+2h1h1h1h1h1-1h1-1h1d2h1-1-1-1c2˜1
13151 15343 c2+2+1+2+1+2+1+1d1d1d1d1d1+2+1+2+1+2+2+2+1+1d1+2+2
15336 15343 c2+2h1+1+1+2+2+2+1+2+1+2h1h1h1h1h1+1+1+2+1+2+1+2+2
13259 15469 c2+1+2+1+2+1+1+1+2+1+2d2-1-1-2-1d1-1d1d1-2d1-2-1d1c2
15462 15469 c2h1+1+2h1+2h1h1+1h1+1+2+1+1h2-2-1-2-1-1-1-2-1-2-1c2
2236 15653 c2+1+2+1+2+1+2+2d2d2+1+1+1+2+1d1d1-2-1-2-1-2-2d2d2c2
15646 15653 c2+1+2+2+1+1+2+2+1+1+2+2+2d2d2d2+1+2+1+2+2+1d1d1d1c2
13463 15707 c2+1+2+1+2+1+2+2d2d2d2+1+2+1d1+2+2+2+1+1d1-2-1d1-2c2
15700 15707 c2+1h2+2+1h2-2-2-1-1-1h2-2-1-2h1h1h1-1-1-2-1-2-1-2c2
1212 in 13511 15763 c2+2+1+2+2+1+1+1+1d1d1d1d1+2+2+1+2+2+1+1+1d1d1+2+2
[8197, 16379] 15756 15763 c2+2h1h1+1+1+1+2+2+1+2+2h1h1h1h1+1+1+1+1+2+2+1+2+2
2254 15779 c2h1h1+1h1h1h1h1h1+1h1h1+1h1+1+2+1+2+2+2
15772 15779 c2+2+2+1+2+1d1+1d1d1+1d1d1d1d1d1+1d1d1+2
2260 15821 c2+2+1+2+2+1+1+1+1d1d1d1d1+2+1+2+1+1+2+2+2d2d2+1+2
15814 15821 c2+1h2h2+2+2+2+1+1+2+1+2h1h1h1h1+1+1+1+1+2+2+1+2+2
14079 15839 ˜1t1t1
15830 15839 ˜1r1r1
2272 15905 c2+1+1+1d1+1d1d1d1-1d1d1d1d1h2+2d1+2+2+2
15898 15905 c2+2+2h1+2h1h1h1h1h1-1h1d2h1+1h1+1+1+1+2
13655 15931 c2+1+2+1+2+2+2+2+2+2d2+2d2d2d2d2+1+1+2+1+2+1d1-2-2c2
15924 15931 c2+2+1+2h1-1-1-2-1-1-1h2h2h2h2-2h2-2-2-2-2-1-2-1-1c2
2280 15961 c2h2h2h2h2h2-2h2h2-2h2h2-2h2-2-1-2-1-1c2˜1
15954 15961 2+2+2+1+2+1d1+1d1d1+1d1d1+1d1d1d1d1d1c2˜1
7 15989 c2+2+2+1+2+1d1+1d1d1+1d1d1+1d1d1d1+1d1d1c2
2284 15989 c2+1+2+1+1+2+2+2+2d2d2+1+1+2d2+1+1+1+1+2+1d1d1d1-2c2
13705 15989 c2+1+1+2+2+2+1+2+2d2d2d2d2-1-1-2-1-2-1-2-1-2d2-1d2c2
15982 15989 c2+1h2h2-2-2-2-1-2-1-2-2-1h1h1h1h1-1-1-1-1-2-2-1-2c2
4584 16045 c2+2+2+1+2+1+2h1h1h1h1+1h1h1+1+2+1+1+2+1+1+2+2+1+2
8019 16045 c2+1+2+2+1+1+2+1+1+2+1d1d1+1d1d1d1d1+2+1+2+1+2+2+2
4652 16283 c2+2+2h1h1+2h1-1-1-2-1h2h2-2-2-2-2-1-1-2-1h2-2-2-1c2
8138 16283 c2+2+2+2+2+1+2+1+1+2+2+2+2d2d2+1+2+1+1d1-2d1d1-2d1c2
14015 16351 c2+2+2+2d2+2d2d2d2+2d2d2d2d2h1-1d2-1-1c2˜1
16344 16351 c2+1+1h2+1h2h2h2h2h2-2h2h2h2-2d1-2-2-2c2˜1
Trend lines — Max(n)=5.309n2 − 11.59n + 4.5 Avg(n)=3.351n2 + 7.127n − 78.57
Extrapolated values — 20: (1896,1404); 50: (12697,8655); 100: (51935,34144); 200: (210046,135386); 300: (474337,303649)
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Figure 14: Implementation of conditional modular multiplications by 16, 36 and 31 in modular expo-
nentiation for b = 2, M = 55 as a (3,6)-LUT. (a) A straightforward implementation, (b) an optimized
circuit. The gates g11, g12 and g13, g14 use y
′
4 (i.e., x1x3 ⊕ x′1x′3) as a control. Applying the last two
CNOT gates in (b) equals to applying g15 and g16 in (a). In (b) g is added to clear y5 used to simplify
g7, g8.
7.2 k-bit look-up tables
A (k,m) look-up table (LUT) takes k read-only input bits and m > log2 k zero-initialized ancillae. For
each 2k input combination, a LUT produces a pre-determined m-bit value. For example, a (2,4)-LUT
may be defined by values (1,2,4,8) or (1,4,1,4).
Look-up tables arise in implementations of Shor’s algorithm (with initialized bits) where the first
conditional modular multiplication is applied to the constant 1, and can therefore produce only two
possible values — 1 and the multiplier. Such a circuit can be implemented with at most m CNOT gates
(m/2 on average). When two conditional multiplications are considered, four output combinations are
possible. For every bit of the result, this defines a two-input Boolean function, which can be implemented
with at most two reversible gates (possibly with negative controls) and no ancillae. All these gates operate
in parallel, although most existing technologies are not able to use such amount of parallelism. When two
output bits implement the same function using Toffoli gates, one of them can be replaced by a CNOT
that copies the computed value.
Reconsider conditional mod-mults by 16, 36 and 31 required in modular exponentiation for b = 2,
M = 55 as shown in Figure 13. Depending on the three input bits, the output may be 1, 16, 36, 31,
26 = 16 · 36%55, 1 = 16 · 31%55, 16 = 31 · 36%55, 36 = 16 · 31 · 36%55. Figure 14a illustrates a simple
realization based on the following Boolean expressions for output variables where
⊕{i, j} is used to
denote mi ⊕mj for minterms9 mi and mj .
y0 =
⊕
{0, 3, 5}, y1 =
⊕
{3, 4}, y2 =
⊕
{2, 3, 7}, y3 =
⊕
{3, 4}, y4 =
⊕
{1, 3, 4, 6}, y5 =
⊕
{2, 7}
Since some Boolean functions with > 2 gates repeat, they can be computed once and then copied. Some
Boolean functions can be used to compute other Boolean functions too. Following these optimizations,
an improved circuit for circuit in Figure 14(a) is shown in Figure 14(b) which is smaller than three
conditional modular multiplications by 16, 36 and 31 as reported in Table 3. Figure 15 illustrates
the LUT-implementation of modular exponentiation for M = 21 with different coprime base values.
Predictably, the cases with b2%M = 1 result in the most compact circuits.10
Systematic synthesis. We now construct circuits to implement each output of a reversible LUT.
Viewing each output as a Boolean function of read-only inputs, one can write the Shannon decomposition
F = xFx⊕x′Fx′ where Fx and Fx′ are positive and negative cofactors of F . This equation can be written
as Formula 10, the positive Davio decomposition, or as Formula 11, the negative Davio decomposition.
F = Fx′ ⊕ x(Fx ⊕ Fx′) (10)
F = Fx ⊕ x
′(Fx ⊕ Fx′) (11)
9For a Boolean function of n variables, a minterm is a product term of all n variables (either complemented or un-
complemented). Each minterm can be labeled by an integer by interpreting negated literals as 0 bits in the label. For
example, expanding minterms for y0 leads to x′1x
′
2
x′
3
⊕ x′
1
x2x3 ⊕ x′1x2x
′
3
.
10In general, for a semiprime M , there are four values b such that b2%M = 1, two of them being b = ±1. The other two
are as difficult to find as factoring M .
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x0 • • • • • • • • • • • • • x0
x1 • • • • • • • • • • • x1
x2 • • • • • • • • • • • • • • • • • x2
0 • • y0
0 • y1
0 • • • • y2
0 • • • • • y3
0 • • y4
2x%21 4x%21 5x%21 8x%21 10x%21
(6; 2, 4, 16) (3; 4, 16, 4) (6; 5, 4, 16) (2; 8) (6; 10, 16, 4)
x0 • • • • • • • • • • • • • • • • x0
x1 • • • • • • • • • • • • x1
x2 • • • • • • • • • • • • • x2
0 • • • y0
0 • • • • y1
0 • • • y2
0 • • • • • • • • • y3
0 y4
11x%21 13x%21 16x%21 17x%21 19x%21 20x%21
(6; 11, 16, 4) (2; 13) (3; 16, 4, 16) (6; 17, 16, 4) (6; 19, 4, 16) (2; 20)
Figure 15: Modular exponentiation withM = 21 and all coprime base values implemented as (3, 5)-LUTs.
For each circuit, the parenthesized label includes the period of modular exponentiation (boldfaced) and
the multipliers of conditional multiplications. The four b values where b2%M = 1 (b = 1, 8, 13, 20) lead
to particularly compact circuits, but finding such values (6= ±1) for large M is as hard as factoring M .
Coprime values 4, 5, 20, 16 and 17 trigger restarts in Shor’s algorithm and are given only to illustrate
the circuits.
Table 6: Circuits for all 16 two-input functions. N , C, and T are used for NOT, CNOT and Toffoli
gates. Variables a and b are inputs and z is the output. No ancillae are used.
Function Minterms Circuit
0000 - -
0001 0 T (a′, b′, z)
0100 1 T (a′, b, z)
0010 2 T (a, b′, z)
1000 3 T (a, b, z)
0101 0,1 C(a′, z)
0011 0,2 C(b′, z)
0110 1,2 C(a, z), C(b, z)
1001 0,3 C(a, z), C(b, z), N (z)
1100 1,3 C(b, z)
1010 2,3 C(a, z)
0111 0,1,2 T (a, b, z), N (z)
1101 0,1,3 T (a, b′, z), N (z)
1011 0,2,3 T (a′, b, z), N (z)
1110 1,2,3 T (a′, b′, z), N (z)
1111 0,1,2,3 N (z)
Table 6 shows that each 2-input Boolean function can be implemented by a reversible circuit with
read-only inputs using at most three gates, of which at most one is a Toffoli gate. To implement a three-
input function, cofactor it with respect to one of its inputs. Implement the first cofactor without controls
and then implement a controlled version of the XOR of the two cofactors. This approach leads to at
most one 4-input Toffoli gate and at most 6 smaller gates. Circuit costs can be minimized by choosing
the cofactoring variable (pivot) so as to minimize the total costs of cofactors based on Table 6. Working
with four-input functions, one can implement four modular-multiplication modules by one (4,n)-LUT
by implementing cofactors as three-input functions. However, using two separate cofactoring steps may
require five-input Toffoli gates. An alternative approach is to consider the four double-cofactors (each
a two-input function) with respect to two variables as shown in Formula 12, and introduce an ancilla
to enable the fourth cofactor. This ancilla will be set and unset by a Toffoli gate and will enable the
cofactor using a single control. One of the following formulas can be selected based on the costs of
double-cofactors obtained from Table 6.
F = Fx′y′ ⊕ x(Fxy′ ⊕ Fx′y′)⊕ y(Fx′y ⊕ Fx′y′)⊕ xy(Fx′y′ ⊕ Fx′y ⊕ Fxy′ ⊕ Fxy)
F = Fx′y ⊕ x(Fxy ⊕ Fx′y)⊕ y
′(Fx′y ⊕ Fx′y′)⊕ xy
′(Fx′y′ ⊕ Fx′y ⊕ Fxy′ ⊕ Fxy)
F = Fxy′ ⊕ x
′(Fxy′ ⊕ Fx′y′)⊕ y(Fxy ⊕ Fxy′)⊕ x
′y(Fx′y′ ⊕ Fx′y ⊕ Fxy′ ⊕ Fxy)
F = Fxy ⊕ x
′(Fxy ⊕ Fx′y)⊕ y
′(Fxy ⊕ Fxy′)⊕ x
′y′(Fx′y′ ⊕ Fx′y ⊕ Fxy′ ⊕ Fxy)
(12)
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Figure 16: Implementation of conditional modular multiplications by 4, 16, 82, and 25 in modular
exponentiation for b = 2, M = 87 as a (4, 7)-LUT. Each sub-circuit is the result of applying the
systematic synthesis approach for one output. Each computation uses one ancilla and clears it. Further
optimization is possible.
Of the four cofactors in each formula, one can be implemented without control, two with a single
control without ancillae, and one with a single control with an ancilla. This approach leads to at
most 12 gates, of which at most three are four-input Toffoli gates. The depth and gate count of a
(4, n)-LUT are O(n). Figure 16 illustrates the result of applying the systematic synthesis to 2x%87.
Selecting the cofactoring variable carefully, implementing the appropriate cofactor without control, and
sharing cofactors among different functions can reduce the number of gates. Davio decompositions were
used in [29] to synthesize a given reversible function. However, the technique in [29] implements the
Davio decompositions by assuming that the factors have already been computed on dedicated ancillae.
Therefore, the resulting circuits require numerous ancillae. The work in [29] does not clear these ancillae.
Our (4,n)-LUT circuits use at most one ancilla, and we clear it.
7.3 Control optimization using 2-to-2 multiplexors
A large fraction of quantum-gate costs can be attributed to controls (read-only bits) [4], and this is
particularly true for mod-exp circuits, where each Cix%M -block is enabled (controlled) by one bit of
Register 1.11 To avoid propagating these controls to each gate of the Cix%M -block, we observe that the
binary 000...0 is a fixed point of every such block. Control can be implemented indirectly by conditionally
swapping a constant zero into the register before the block and swapping the result out after the block
(Figure 17). For n qubits, this technique requires an additional n-qubit zero-initialized swap register
and 2n Fredkin (controlled-SWAP) gates. We merge pairs of adjacent Fredkin gates with controls from
Register 1 and common target bits in Register 2. Indeed, Register 2 must be swapped with the swap
register only when the two control bits carry mutually exclusive values. Therefore, we first apply a CNOT
gate to the two controls from Register 1, then (optimized) Fredkin gates (for each qubit of Register 2)
controlled by the target bit of the CNOT, and then we repeat the same CNOT gate to restore the
modified control bit. This is illustrated in Figure 18 and is similar to optimizations in [5, Section 2.6].
Each Fredkin gate can be broken down into a single-controlled Toffoli surrounded by two CNOT gates.
However, when one of the swapped inputs always carries a zero, the first CNOT gate can be removed.
Given that Cix%M -blocks in the literature contain Θ(n
2) gates, our two optimizations bring substantial
savings and simplify the structure of mod-exp circuits.
Ancillae sharing. Our proposed optimizations trade off the overhead of control logic for a number of
additional ancillae. In addition to the control register (where the Hadamard gates are applied) and the
results register (Figure 17), multiplexing requires a swap register of size n. This is separate from the
ancillae required by our mod-mult circuits shown in Table 1. Fortunately, many ancillae already used by
the Cx%M circuits can be reused for multiplexing under some conditions. To this end, our multiplexing
construction guarantees that either the results register or the swap register is holding all zeros. In the
latter case, the swap register bits can clearly be used as zero-initialized ancillae in mod-mult circuits, as
long as we restore them before the next multiplexing which we do (at least for x < C, as discussed for
additive and multiplicative circuit blocks in Sections 2 and 3). In the former case, we need to make sure
11Relevant optimizations in [26, Section III.C] and [6, Section IV.D] are costlier than ours.
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Figure 17: Control optimization for modular exponentiation. Conditional multiplications by Ci = b
2i%M
are replaced by multiplexing that conditionally swaps constant zeros into the input of multiplication and
swaps the resulting bits out. Pairs of adjacent 2-to-2 multiplexors are optimized further in Figure 18.
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Figure 18: Merging neighboring 2-to-2 multiplexors (left); implementing a 2-to-2 multiplexor with three-
input controlled-SWAP/Fredkin gates (middle); optimizing Fredkin gates (right) [5, Section 2.6].
that when the Cx%M computation is performed with x = 0, the ancillae are restored to their (possibly
non-zero) initial values. Consider the modular reduction in Section 2 with one comparator and one
conditional subtraction where the comparison and conditional subtraction are performed on the value
stored in ancillae. Consider the zero-initialized ancilla ς that carries the condition bit. For any value
A 6= 0 in the ancillae, x = 0 < A and we have ς = 0. Hence, the conditional subtraction is not applied.
Since the Cuccaro adder recovers the values in the second register (and changes the first register to the
result), the possibly non-zero initial values in the ancillae will be recovered. Therefore, we need to add
one ancilla to save n−1 ancillae. The added ancilla will be cleared as before. Now consider the following
individual blocks used in our circuits.
• −x%M . Our construction maps x = 0 into M .
• 2kx%M for odd M > 2. This block contains one modular reduction but has a fixed point at x = 0.
• 2ix%M for M = 2k±1. Our construction contains several modular reductions and additions based
on Cuccaro adder. x = 0 is a fixed point for Cuccaro adder. However, a non-zero value in the
ancillae changes x = 0 after addition.
• Division with remainder circuits. Our construction includes a set of modular reductions followed
by a circuit for (2k + 1)x (not modular). Assigning x = 0 in Formula 6 reveals that the (2k + 1)x
circuit does not change x = 0 as far as the ancillae used for ci carry zero. Next, we use a set of
Cuccaro-based modular reductions and additions. Overall, x = 0 is a fixed point for division with
remainder circuits with zero-initialized ancillae.
This analysis indicates that for 2kx%M for odd M > 2, ancillae can be shared. However, the −x%M
block complicates the proposed sharing of ancillae with 2-to-2 multiplexors. Therefore, we factor out
such blocks, aggregate them into one as described in Section 7.1, and implement one conditional −x%M
as described in Section 3 directly. Without multiplexing, the swap register must hold all zeros and can
thus hold the ancillae of the −x%M block. For other cases with 2ix%M for M = 2k ± 1 and division-
with-remainder circuits, ancilla sharing cannot be applied and separate ancillae are needed for mod-mult
and multiplexer modules.
7.4 Circuit structure for modular exponentiation
Overall structure. Summarizing the content of the above subsections, we propose mod-exp circuits
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consisting of three modules: (i) an initial LUT, (ii) an XOR-controlled negation, and (iii) remaining
conditional modular multiplications. The first two modules will use a linear number of gates, while the
bulk of the circuit will be in modular multiplications. To simplify the implementation of control, we use
uncontrolled modular multiplications with multiplexors. The size of mod-mult circuits is moderated by
factoring out negations and by implementing the most difficult multiplications in the LUT module. For
an n-bit modulus M , our circuits use an n-qubit results register, a 2n-qubit control register, an n-qubit
swap register and an n-qubit ancilla register for each modular multiplication. In addition to these 5n
qubits, less than n ancillae may be needed for arithmetic operations (such as doubling and trippling),
but these ancillae can also be shared with the swap register. In toto, 5n to 6n qubits are used.
Base selection. Recall that in Shor’s algorithm not all values b > 1 for the base of exponentiation
succeed — for some values the period 2pi of f(x) = bx%M is even and bpi%M 6= −1 and for others it
is either odd or bpi%M = −1. It is proven [17] that the successful case occurs with probability at least
50% (also check Table 7). Therefore, common descriptions of Shor’s algorithm make a random choice of
1 < b < M , invoke period-finding, and repeat the entire process for another b if the period is either odd
or bpi%M = −1. Obviously, when gcd(b,M) > 1, there is no need for quantum circuits, but this occurs
increasingly rarely for large semiprime M . Therefore, when illustrating mod-exp circuits in our work,
we observe gcd(b,M) = 1. The set of reasonable b values can be further restricted as follows.
Theorem 7.1 Define admissible b values as those satisfying 1 < b < M and gcd(b,M) = 1. Consider
the function fb(x) = b
x%M with an admissible b value.
• For an integer k, Period[fb] = gcd(Period[fb], k) · Period[fbk ]. In particular, if b results in an even
period, so does b2k+1 for k > 0.
• For two admissible b values b0 and b1, if b0 and b1 produce odd periods, so does b0b1%M .
• If bPeriod[fb]/2%M = −1, then the same holds for b2k+1 for k > 0.
Proof. Assume that p is the smallest positive number to satisfy bp%M = 1 and pk is the smallest positive
number to satisfy (bk)pk%M = bkpk%M = 1. Then kpk must be a multiple of p, or else kpk%p < p
would be the period of b (since we can factor out multiples of p at will). The smallest positive multiple
of p of this form is pk/gcd(p, k). Therefore, p/gcd(p, k) is the period of bk.
As for the second case, consider the smallest positive values p0 and p1 to satisfy b
p0
0 %M = 1 and
bp11 %M = 1, and also the smallest positive value p to satisfy (b0b1)
p%M = 1. Since p∗ = p0p1/gcd(p0, p1)
is a multiple of both p0 and p1, it must satisfy the latter equation. Therefore, p∗ = pm for some integer
m > 0 (or else p∗%p < p would satisfy the equation, since we can factor p out). If p0 and p1 are odd,
then so is p∗, and thus p cannot be even. Substituting Period[fb2k+1 ] = Period[fb]/gcd(Period[fb], 2k+1)
into b(2k+1)·Period[fb2k+1 ]/2%M leads to the equation (−1)(2k+1)/ gcd(Period[fb],2k+1) = −1 which proves the
third case.
Theorem 7.1 suggests using odd powers of primes for b.12 Straightforward computational experiments
show that small primes have much greater probability of success than 50%. Assuming that success for
different primes is not strongly correlated, trying only b = 2, b = 3 and b = 5 can be expected to work in
a majority of the cases. To illustrate this, Table 7 reports the percentage of semiprime M = p · q values
with p, q < 213 where the resulting function fb(x) = b
x%M for b = 2, 3, 5, their products b = 6, 10, 15,
and their squares b = 4, 9, 25 has an even period r where br/2%M 6= −1. In this table we exclude easy
values ofM with small p and q factors. Percentage statistics for unrestricted p, q factors are very similar.
The rows 2|3|5, 6|10|15, and 4|9|25 show the percentage of semiprime M values for which at least one
of b = 2, 3, or 5, b = 6, 10, or 15, and b = 4, 9, and 25 produces a useful period. The rows #Failed show
the total number of M values considered for each n that do not yield a useful period with b = 2, 3, 5,
b = 6, 10, 15, and b = 4, 9, 25. Adding primes < 43 as a base for the first set and < 61 for the second
and third sets is sufficient to ensure that a useful period can be observed in all cases. The last row
(#Total) shows the total number of M for each n. In addition to the results reported in Table 7, we
discovered that choosing larger primes than b = 2, 3, 5 as bases leads to more failed M values. Therefore,
the smallest bases are the most promising and can be tried first.
Selecting the number of controls. If we find that bk%M = bm%M for some k 6= m, that allows us
to upper-bound the period and then find it by binary search. When factoring large integers M using
12Fortunately, primality testing is in P and can be performed very efficiently in practice.
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Table 7: The percentage of n-bit semiprimes M = p · q with p, q < 213 and |⌈log2 p⌉ − ⌈log2 q⌉| < 2
for which b = 2, 3, 5, their products b = 6, 10, 15, and their squares b = 4, 9, 25 result in fb(x) = b
x%M
having an even period r where br/2%M 6= −1. The rows 2|3|5, 6|10|15, and 4|9|25 show the percentage
of semiprimes M where at least one of b = 2, 3, or 5, b = 6, 10, or 15, and b = 4, 9, or 25 produces a
useful period.
Number of bits (n) in M = p · q and success rates in %
b 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
2 100 100 100 100 95 90 92 85 85 87 90 89 91 91 91 89 89 90 90 90 90
3 100 100 67 89 100 91 92 89 89 86 86 84 86 87 88 87 87 87 88 87 86
5 - 100 83 89 94 90 100 90 83 81 80 84 87 87 90 89 88 87 87 86 88
2|3|5 100 100 100 100 100 96.4 97.9 100 95.9 96.7 95.6 96.3 95.9 96.1 96.1 95.8 95.9 95.8 95.8 95.8 96.6
#Failed 0 0 0 0 0 1 1 0 7 9 24 35 74 119 223 421 796 1404 2765 4817 2218
6 100 100 100 86 84 92 90 99 89 92 86 87 85 84 85 87 87 88 87 87 87
10 - - 100 100 100 67 64 85 84 92 88 88 86 88 87 87 89 89 89 87 89
15 - 50 100 100 100 100 72 79 86 83 86 87 88 87 87 88 88 87 87 87 90
6|10|15 100 66.7 100 88.9 95 96.4 95.8 94.6 92.4 92.7 92.9 93.1 92.7 92.9 93.1 92.6 92.6 92.7 92.7 93.6 97.8
#Failed 0 1 0 1 1 1 2 5 13 20 39 65 132 215 395 738 1449 2468 4818 7309 1409
4 100 50 67 75 75 68 67 55 54 60 63 64 66 65 63 60 60 61 62 61 63
9 100 33 33 56 65 52 48 60 57 55 54 53 55 53 55 52 54 54 55 54 55
25 - 50 67 67 60 46 67 54 51 51 54 51 51 51 56 55 54 54 54 54 54
4|9|25 100 66.7 66.7 77.8 75 75 77.1 74.2 68 70.4 70.5 72.1 73.7 72.4 73.6 72.3 72.6 72.6 73.8 73.3 74.9
#Failed 0 1 2 2 5 7 11 24 55 81 163 263 473 835 1522 2771 5359 9259 17845 30381 16215
#Total 2 3 6 9 20 28 48 93 172 274 553 944 1802 3023 5764 10015 19543 33761 66548 114015 64719
Shor’s algorithm, we can pursue different strategies for selecting the number of control qubits. Most
of the literature shows that selecting twice as many qubits as bits in M is sufficient. However, fewer
bits suffice in many cases. Given that physical implementations of Shor’s algorithm are typically limited
by the number of qubits, a more practical strategy is to start with a small number of qubits, perform
number-factoring, and increase the number of qubits in case of failure. This adds at most a poly-time
factor to runtime complexity, but also reduces circuit sizes. Assuming that modular exponentiation
circuits generally have size on the order of n3, the difference in sizes n3 − (n− 1)3 is on the order of n2,
which can be significant.
8 Examples of modular exponentiation
Our first series of experiments illustrates the proposed construction of mod-exp circuits but uses only
multiplicative circuit decompositions for individual mod-mult blocks. Multiplicative decompositions do
not require an ancilla register used by two-register circuits, but in some cases generate larger circuits, and
for larger M values may not be able to generate some Cx%M circuits at all. Therefore, this approach
is more relevant for small M values and an environment with a very limited number of qubits. Gate
counts and the structure of the proposed circuits for bx%M for M with 9 functional qubits or less are
reported in Table 8. In this table, the notation x(y) represents modular multiplication by x controlled
on the line y. Each circuit is described by a parenthesized triplet consisting of the Toffoli gate count,
the CNOT gate count and the number of ancillae. For each M , we initially selected b = 2 in modular
exponentiation. If this triggered a restart in Shor’s algorithm, we tried b = 3, and if that failed we
selected b = 5. For each M value, we calculated all parameters Ci = b
2i%M and found the least costly
multiplicative decomposition for each Ci according to Table 1. The four costliest modular multiplications
were selected for each M value, and a (4, n)-LUT was synthesized for these multiplications using our
systematic synthesis procedure. The remaining controlled modular multiplications were implemented
directly and connected through 2-to-2 multiplexers. The number of Toffoli and CNOT gates required
for each mod-mult sub-circuit is reported in Table 1. Each controlled SWAP in a 2-to-2 multiplexer
can be implemented by one Toffoli and one CNOT gates (Figure 18). For the first and last controlled
SWAP gates, n = ⌈log2M⌉ Toffoli and the same number of CNOT gates are applied. For intermediate
controlled SWAPs, two additional CNOT gates are essential. Gate counts for Cx%M modules used in
circuits of Table 8 are computed by adding up gate counts from Table 1. To simplify circuits for 4-LUTs,
we applied the rule-based optimization method in [2] which optimizes sub-circuits with common-target
gates and uses both negative and positive control Toffoli gates during the optimization. For each M in
Table 8, another b value may admit a smaller circuit, but finding the best b (for a given large M) that
is useful in number-factoring M is, in general, no easier than number-factoring.
Our further experiments focused on scalable minimization of gate counts, but were allowed to use
an additional n-qubit ancilla register to facilitate two-register mod-mult circuits. Figure 19 shows the
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Figure 19: Costs of modular exponentiation circuits for n-bit M values 8 ≤ n ≤ 14 shown as cumulative
distribution functions. The default base of exponentiation b = 2 was replaced by 3 or 5 as needed.
distributions of mod-exp circuit sizes for n = 7..14. Each line represents the cumulative density function
for T -cost of mod-exp circuits constructed for all n-bit semiprimeM not divisible by 2 or 3. We note that
for a given n the median cost is about 2/3 of the maximal cost, but the smallest cost is only a fraction
of the median cost. Table 9 reports min, max and average costs numerically, as well as the M values
for which extreme circuit costs were observed. The data for average and max costs are amendable to
polynomial extrapolation (R2 > 0.999), allowing us to estimate achievable circuit costs for much greater
values of n without necessarily having practical synthesis algorithms. However, the costs of smallest-
seen circuits are too erratic for reliable extrapolation. Notably, our experiments optimize the number of
control qubits, typically assumed to be 2n. For eachM , we use the smallest number that does not lead to
failures in Shor’s algorithm and report it in Table 9, along with the period found by Shor’s algorithm.13
Comparing to mod-exp circuits in [24] that use 100n ancillae, our circuits use only 5n to 6n ancillae
and are several orders of magnitude smaller in terms of gate counts. Circuit depth seems comparable for
n = 14. However, considering circuit depth as a measure of circuit speed assumes that any number of
gates can be implemented in parallel, which does not hold for many existing physical implementations. In
an environment with a limited supply of qubits and limited parallelism, our circuits appear far superior
to those proposed earlier. Whether or not many gates can be applied in parallel, larger circuits may
require heavier quantum error correction, and this trend favors circuits with fewer gates.
9 Comparison with prior art
Prior work on circuits for modular multiplication and modular exponentiation typically describes circuit
sizes by a closed-form expression in terms of the number of input qubits. Those circuits typically take
on the order of n2 gates for modular multiplication and n3 for modular exponentiation.14 The best cases
almost always exhibit the same asymptotic growth. In contrast, our circuits for modular multiplication
by 2, 3 and 5 (as well as their inverses) require only a linear number of gates. In the more general case,
our optimization is algorithmic in nature, therefore a closed-form expression cannot be given a priori and
comparisons require software implementations of our proposed algorithms. To compare the asymptotic
number of gates in the proposed mod-mult and mod-exp circuits, we use the trend lines for maximum
and average gate counts.
9.1 Modular multiplication
In [6], circuits for n-qubit modular multiplication uses n conditional mod M additions. The addition
mod M is constructed by a multiplexed adder and a comparison operator where the former is based on
multiplexed full and half adders. Considering one enable bit in [6, Formulae 5.12 & 5.17] for multiplexed
13For each semiprime M , there are two non-trivial b values, such that b2%M = 1. While these bases lead to the most
compact mod-exp circuits, finding them is as hard as number-factoring. To this end, the data Table 9 suggest bases
b = 2, 3, 5 sometimes lead to unusually small circuits and short periods.
14QFT-based circuits exhibit slower asymptotic growth, but are viewed impractical for < 1000 qubits or less.
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Table 8: The structure and gate count of circuits for bx%M for M with 9 bits or less. The notation
x(y) represents modular multiplication by x controlled on the line y. Each circuit is described by
a parenthesized triplet consisting of the T gate count, the C gate count and the number of ancillae.
Circuits for M = 15 and M = 21 are illustrated in Figure 4 and Figure 15, respectively. All ancillae are
cleared. Gray cells indicate circuits without ancillae sharing. M values with b 6= 2 are boldfaced.
M b Per
Structure of bx%M circuits Gate/ancilla costs (T ,C, A)
Look-up tables (4-LUTs) Cx%M LUT Cx%M Mux Total
33 5 10 5(1) 25(2) 31(3) 4(4) - (49,7,1) - - (49,7,1)
35 2 12 2(1) 4(2) 16(3) 11(4) - (51,7,1) - - (51,7,1)
39 2 12 2(1) 4(2) 16(3) 22(4) - (44,4,1) - - (44,4,1)
51 2 8 2(1) 4(2) 16(3) - - (27,4,1) - - (27,4,1)
55 2 20 4(2) 16(3) 36(4) 31(5) 2(1) (47,9,1) (23,29,7) (12,12,6) (82,50,7)
57 5 18 5(1) 25(2) 4(4) 16(5) 55(3); 55 = −2 (51,6,1) (35,54,7) (12,12,6) (98,72,7)
65 3 12 3(1) 9(2) 16(3) 61(4) - (41,12,1) - - (41,12,1)
69 2 22 4(2) 16(3) 49(4) 55(5) 2(1) (50,7,1) (28,33,8) (14,14,7) (92,54,8)
77 2 30 4(2) 16(3) 25(4) 9(5) 2(1) (55,6,1) (28,33,8) (14,14,7) (97,53,8)
85 2 8 2(1) 4(2) 16(3) - - (36,2,1) - - (36,2,1)
87 2 28 4(2) 16(3) 82(4) 25(5) 2(1) (56,9,1) (28,33,8) (14,14,7) (98,56,8)
91 2 12 2(1) 4(2) 16(3) 74(4) - (56,6,1) - - (56,6,1)
93 2 10 2(1) 4(2) 16(3) 70(4) - (50,3,1) - - (50,3,1)
95 2 36 16(3) 66(4) 81(5) 6(6) 2(1),4(2) (43,9,1) (84,99,8) (21,23,7) (148,131,8)
111 2 36 16(3) 34(4) 46(5) 7(6) 2(1),4(2) (51,7,1) (84,99,8) (21,23,7) (156,129,8)
115 2 44 16(3) 26(4) 101(5) 81(6) 2(1),4(2) (45,11,1) (84,99,8) (21,23,7) (150,133,8)
119 2 24 4(2) 16(3) 18(4) 86(5) 2(1) (57,6,1) (28,33,8) (14,14,7) (99,53,8)
123 2 20 4(2) 16(3) 10(4) 100(5) 2(1) (61,6,1) (28,33,8) (14,14,7) (103,53,8)
133 2 18 4(2) 16(3) 123(4) 100(5) 2(1) (50,14,1) (33,37,9) (16,16,8) (99,67,9)
141 2 46 16(3) 115(4) 112(5) 136(6) 2(1),4(2) (57,8,1) (99,111,9) (24,26,8) (180,145,9)
143 2 60 16(3) 113(4) 42(5) 48(6) 2(1),4(2) (49,10,1) (99,111,9) (24,26,8) (172,147,9)
155 2 20 4(2) 16(3) 101(4) 126(5) 2(1) (62,11,1) (33,37,9) (16,16,8) (111,64,9)
159 2 52 16(3) 97(4) 28(5) 148(6) 2(1),4(2) (52,13,1) (99,111,9) (24,26,8) (175,150,9)
161 3 66 3(1) 9(2) 100(6) 18(7) 81(3),121(4),151(5) (58,11,1) (231,259,9) (32,36,8) (321,306,9)
81 = 2−1, 121 = 2−2, 151 = 2−4
177 5 58 25(2) 163(4) 19(5) 7(6) 5(1),94(3); 94 = −2−5 (48,8,1) (443,352,12) (24,26,8) (515,386,20)
183 2 60 16(3) 73(4) 22(5) 118(6) 2(1),4(2) (67,11,1) (99,111,9) (24,26,8) (190,148,9)
185 3 36 3(1) 9(2) 81(3) 86(4) 181(5),16(6); 181 = −22 (61,7,1) (214,255,9) (24,26,8) (299,288,9)
187 2 40 16(3) 69(4) 86(5) 103(6) 2(1),4(2) (70,9,1) (99,111,9) (24,26,8) (193,146,9)
203 2 84 53(4) 170(5) 74(6) 198(7) 2(1),4(2),16(3) (63,12,1) (231,259,9) (32,36,8) (326,307,9)
205 3 8 3(1) 9(2) 81(3) - - (40,3,1) - - (40,3,1)
209 3 90 9(2) 82(4) 36(5) 92(7) 3(1),81(3),42(6) (60,12,1) (738,547,12) (32,36,8) (830,595,20)
81 = −27, 42 = 5−1
213 2 70 43(4) 145(5) 151(6) 10(7) 2(1),4(2),16(3) (63,13,1) (231,259,9) (32,36,8) (326,308,9)
215 2 28 4(2) 16(3) 41(4) 176(5) 2(1) (62,13,1) (33,37,9) (16,16,8) (111,66,9)
217 5 6 5(1) 25(2) 191(3) - - (39,5,1) - - (39,5,1)
219 2 18 4(2) 16(3) 37(4) 55(5) 2(1) (53,9,1) (33,37,9) (16,16,8) (102,62,9)
221 2 24 4(2) 16(3) 35(4) 120(5) 2(1) (60,9,1) (33,37,9) (16,16,8) (109,62,9)
235 2 92 21(4) 206(5) 136(6) 166(7) 2(1),4(2),16(3) (56,16,1) (231,259,9) (32,36,8) (319,311,9)
237 2 78 19(4) 124(5) 208(6) 130(7) 2(1),4(2),16(3) (62,10,1) (231,259,9) (32,36,8) (325,305,9)
247 2 36 16(3) 9(4) 81(5) 139(6) 2(1),4(2) (51,11,1) (99,111,9) (24,26,8) (174,148,9)
253 2 110 3(4) 9(5) 81(6) 236(7) 2(1),4(2),16(3) (47,12,1) (231,259,9) (32,36,8) (310,307,9)
259 2 36 16(3) 256(4) 9(5) 81(6) 2(1),4(2) (47,12,1) (114,123,10) (27,29,9) (188,164,10)
267 2 22 4(2) 16(3) 256(4) 121(5) 2(1) (62,7,1) (38,41,10) (18,18,9) (118,66,10)
287 2 60 16(3) 256(4) 100(5) 242(6) 2(1),4(2) (63,17,1) (114,123,10) (27,29,9) (204,169,10)
291 2 48 16(3) 256(4) 61(5) 229(6) 2(1),4(2) (58,16,1) (114,123,10) (27,29,9) (199,168,10)
295 2 116 256(4) 46(5) 51(6) 241(7) 2(1),4(2),16(3) (76,17,1) (266,287,10) (36,40,9) (378,344,10)
299 2 132 256(4) 55(5) 35(6) 29(7) 2(1),4(2),16(3),243(8); 243 = 2−4 (56,12,1) (418,451,10) (45,51,9) (519,514,10)
301 2 42 16(3) 256(4) 219(5) 102(6) 2(1),4(2) (65,8,1) (114,123,10) (27,29,9) (206,160,10)
303 2 100 256(4) 88(5) 169(6) 79(7) 2(1),4(2),16(3) (54,5,1) (266,287,10) (36,40,9) (356,332,10)
305 3 20 3(1) 9(2) 81(3) 156(4) 241(5); 241 = −26 (59,9,1) (246,283,10) (18,18,9) (323,310,10)
309 2 102 256(4) 28(5) 166(6) 55(7) 2(1),4(2),16(3) (59,17,1) (266,287,10) (36,40,9) (361,344,10)
319 2 140 141(5) 103(6) 82(7) 25(8) 2(1),4(2),16(3),256(4) (65,13,1) (570,615,10) (45,51,9) (680,679,10)
323 2 72 256(4) 290(5) 120(6) 188(7) 2(1),4(2),16(3) (74,12,1) (266,287,10) (36,40,9) (376,339,10)
327 2 36 16(3) 256(4) 136(5) 184(6) 2(1),4(2) (62,11,1) (114,123,10) (27,29,9) (203,163,10)
329 3 138 81(3) 310(4) 53(7) 177(8) 3(1),9(2),32(5),37(6) (59,13,1) (1136,1090,13) (45,51,9) (1240,1154,22)
9 = 2−8, 37 = 210
335 2 132 256(4) 211(5) 301(6) 151(7) 2(1),4(2),16(3),21(8) (54,11,1) (418,451,10) (45,51,9) (517,513,10)
339 2 28 4(2) 16(3) 256(4) 109(5) 2(1) (67,8,1) (38,41,10) (18,18,9) (123,67,10)
341 2 10 2(1) 4(2) 16(3) 256(4) - (61,5,1) - - (61,5,1)
355 2 140 216(5) 151(6) 81(7) 171(8) 2(1),4(2),16(3),256(4) (75,13,1) (570,615,10) (45,51,9) (690,679,10)
365 2 36 16(3) 256(4) 201(5) 251(6) 2(1),4(2) (62,10,1) (114,123,10) (27,29,9) (203,162,10)
371 2 156 240(5) 95(6) 121(7) 172(8) 2(1),4(2),16(3),256(4) (61,13,1) (570,615,10) (45,51,9) (676,679,10)
377 3 84 9(2) 152(4) 107(5) 139(6) 3(1),81(3),94(7) (70,10,1) (660,580,12) (36,40,9) (766,630,21)
81 = 2−8, 94 = −2−2
381 2 14 2(1) 4(2) 16(3) 256(4) - (56,7,1) - - (56,7,1)
391 2 88 256(4) 239(5) 35(6) 52(7) 2(1),4(2),16(3) (70,12,1) (266,287,10) (36,40,9) (372,339,10)
393 5 130 376(4) 289(5) 205(6) 367(7) 5(1),25(2),232(3),283(8) (61,20,1) (1936,1223,13) (45,51,9) (2042,1294,22)
232 = −2−11, 283 = 5−2
395 2 156 361(5) 366(6) 51(7) 231(8) 2(1),4(2),16(3),256(4) (63,14,1) (570,615,10) (45,51,9) (678,680,10)
403 2 60 16(3) 256(4) 250(5) 35(6) 2(1),4(2) (72,9,1) (114,123,10) (27,29,9) (213,161,10)
407 2 180 9(5) 81(6) 49(7) 366(8) 2(1),4(2),16(3),256(4) (52,10,1) (570,615,10) (45,51,9) (667,676,10)
411 2 68 16(3) 256(4) 187(5) 34(6) 2(1),4(2),334(7); 334 = 2−4 (64,9,1) (266,287,10) (36,40,9) (366,336,10)
413 2 174 282(5) 228(6) 359(7) 25(8) 2(1),4(2),16(3),256(4) (71,11,1) (570,615,10) (45,51,9) (686,677,10)
415 2 164 381(5) 326(6) 36(7) 51(8) 2(1),4(2),16(3),256(4) (58,14,1) (570,615,10) (45,51,9) (673,680,10)
417 5 138 25(2) 259(6) 361(7) 217(8) 5(1),208(3),313(4),391(5) (66,16,1) (584,471,13) (45,51,9) (695,538,22)
208 = −2−1, 313 = 2−2, 391 = 2−4
427 2 60 16(3) 256(4) 205(5) 179(6) 2(1),4(2) (71,11,1) (114,123,10) (27,29,9) (212,163,10)
437 2 198 423(5) 196(6) 397(7) 289(8) 2(1),4(2),16(3),256(4) (61,15,1) (570,615,10) (45,51,9) (676,681,10)
445 2 44 16(3) 256(4) 121(5) 401(6) 2(1),4(2) (65,10,1) (114,123,10) (27,29,9) (206,162,10)
447 2 148 274(5) 427(6) 400(7) 421(8) 2(1),4(2),16(3),256(4) (60,14,1) (570,615,10) (45,51,9) (675,680,10)
451 2 20 4(2) 16(3) 256(4) 141(5) 2(1) (68,9,1) (38,41,10) (18,18,9) (124,68,10)
453 2 30 4(2) 16(3) 256(4) 304(5) 2(1) (63,12,1) (38,41,10) (18,18,9) (119,71,10)
469 2 66 16(3) 256(4) 345(5) 368(6) 2(1),4(2),352(7); 352 = 2−2 (58,16,1) (190,205,10) (36,40,9) (284,261,10)
471 2 52 16(3) 256(4) 67(5) 250(6) 2(1),4(2) (82,8,1) (114,123,10) (27,29,9) (223,160,10)
473 3 210 81(3) 185(6) 169(7) 181(8) 3(1),9(2),412(4),410(5) (69,18,1) (2042,1193,12) (45,51,9) (2156,1262,21)
412 = −2−3 · 3 · 5, 410 = 3−1 · 5−1
481 3 18 9(2) 81(3) 308(4) 107(5) 3(1) (64,13,1) (262,133,12) (18,18,9) (344,164,21)
485 2 48 16(3) 256(4) 61(5) 326(6) 2(1),4(2) (74,9,1) (114,123,10) (27,29,9) (215,161,10)
493 2 56 16(3) 256(4) 460(5) 103(6) 2(1),4(2) (64,14,1) (114,123,10) (27,29,9) (205,166,10)
497 3 210 81(3) 121(6) 228(7) 296(8) 3(1),9(2),100(4),60(5) (61,15,1) (1766,1130,13) (45,51,9) (1872,1196,22)
100 = 5−1 · 3, 60 = 211
501 2 166 406(5) 7(6) 49(7) 397(8) 2(1),4(2),16(3),256(4) (62,16,1) (570,615,10) (45,51,9) (677,682,10)
511 3 12 3(1) 9(2) 81(3) 429(4) - (54,6,1) - - (54,6,1)
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Table 9: T -Costs for modular exponentiation circuits for n-bit M values not divisible by 2 and 3. All M
values divisible by 5 were factored with b = 2 or b = 3. Trend lines were extrapolated using b = 2 and
n = 9..14. Parameters l and pi represent the number of controls and the period, respectively. Max and
min l may not correspond to max-cost and min-cost circuits for a given n. Numbers in [ ] are C in LUT.
Bits T -costs for b = 2 # of lines for b = 2 (M, b,Cost,l,pi) for extreme circuits Min circuit costs
n Min Max Avg Min Max Avg Min cost Max cost (4-LUT, Mod-mult, Mux)
7 36 150 97.7 3 6 4.8 (85,2,36,3,8) (115,2,150,6,44) (36,0,0) [2, 4, 16]
8 99 326 192.4 5 7 5.9 (217,5,39,3,6) (209,3,655,7,90) (39,0,0) [5, 25, 191]
9 61 631 375.9 4 8 6.8 (511,3,54,4,12) (497,3,1191,8,210) (54,0,0) [3, 9, 81, 429]
10 121 1099 689.4 5 9 7.8 (635,2,121,5,28) (713,3,1747,9,330) (58,43,20)[4, 16, 256, 131]
11 68 1691 992.3 4 10 8.3 (1285,2,68,4,16) (1841,3,2584,10,786) (68,0,0)[2, 4, 16, 256]
12 146 2511 1624.5 5 11 9.4 (4069,5,46,3,8) (3817,5,3601,11,1730) (46,0,0)[5, 25, 625]
13 75 3463 2332.6 4 12 10.3 (5461,2,75,4,14) (8153,3,4876,12,3930) (75,0,0)[2, 4, 16, 256]
14 179 4680 3224.9 5 13 11.2 (10261,2,179,5,30) (14849,3,6282,13,7170) (88,63,28)[4, 16, 256, 3970]
Trend lines for b = 2 Max(n)=3.861n3 − 40.61n2 + 187.3n− 578.9 Avg(n)=1.979n3 + 12.32n2 − 512.9n + 2563.0
Extrapolated values for b = 2 n: (max,avg)
20: (17811,13065); 50: (389886,255093); 100: (3473051,2053473); 200: (29300481,16224783); 300: (100647711,54390493)
full and half adders leads to [2, 2, 2, 1]15 and [2, 2, 1, 0] gates in the worst case. Hence, worst-case gate
counts for mod-mult in [6] are given by Formula 13 [6, Formula 6.4] leading to [16n2 − 16n, 8n2+ 16n−
18, 24n2 − 56n+ 24, 4n2 − 8n+ 4] gates.
4(n− 1)2[2, 2, 2, 1] + 4(n− 1)[2, 2, 1, 0] + 8(n− 1)[n, 2, 2n− 3, 0]+
4(n− 1)[0, 0, 1, 0] + 2(n− 1)[0, 1, 0, 0] + 2[0, n, 0, 0] + 2[0, 2n, 0, 0]
(13)
Following [6, Formula 6.4] leads to Formula 14 for the average gate count in mod-mult. Similar to
the worst case, 2n+ 1 ancillae are used and cleared at the end of computation.
4(n− 1)2[1/2, 3/2, 3/2, 1/2] + 4(n− 1)[1/2, 5/4, 1/2, 0]+
8(n− 1)[n− 1/2, 3/2, 3/2n − 5/2, 0] + 4(n− 1)[0, 0, 1, 0] + 2(n− 1)[0, 1, 0, 0]+
2[0, 1/2n, 0, 0] + 2[0, n, 0, 0]
(14)
To account for the number of T and C gates, one can apply the cost model in [16]16 which leads to
8n2+16n−18 C and 36n2−80n+36 T gates in the worst case and 6n2−16n+13 C and 24n2−50n+26
T in the average case with 2n+1 ancillae — (486 C, 1240 T ), (622 C,1700 T ), (774 C,2232 T ), (942 C,2836
T ), (1126 C, 3512 T ), (1326 C, 4260 T ) for n = 7, 8 · · · 12 in the worst case and (195 C, 852 T ), (269 C,
1162 T ), (355 C, 1520 T ), (453 C, 1926 T ), (563 C, 2380 T ), (685 C, 2882 T ) for n = 7, 8 . . . 12 in the
average case. More recent work optimizes ancillae [23] and circuit depth [24], resulting in larger circuits.
The trend lines for T -cost in the proposed modular multiplcation circuits are 5.309n2 − 11.59n + 4.5,
and 3.351n2 + 7.127n− 78.57 in the worst and average cases, respectively (Table 5).
9.2 Modular exponentiation
In [6], n-qubit modular exponentiation is constructed from ≈ 2n conditional modular multiplications.
For a modular multiplication with an enable bit, n conditional mod M additions are chained. Hence,
each mod M addition has a pair of enable bits. The average CNOT and Toffoli gate counts for n-qubit
modular exponentiation are 14n3 + 5n2 − 18n+ 13, and 46n3 − 107n2 + 92n − 25, respectively [6]. In
this configuration, 2n+ 3 ancillae are used and cleared at the end of computation.
In [26], modular exponentiation is performed by setting Register 2 to |1〉 and applying n conditional
mod-mult b2
i
%M modules followed by a controlled multiplication network b−2
i
%M that clears the
ancillae: 7n+1 ancillae in total. Overall the algorithm needs 20n2− 5n adders with 4n− 3 C and 4n− 4
T gates which leads to 96n3 − 84n2 + 15n C and 80n3 − 100n2 + 20n T gates. The adder structure of
[26] was improved in [24] to include 2n − 3 C and 3n − 3 T gates leading to 40n3 − 70n2 + 15n C and
60n3 − 75n2 + 15n T gates for modular exponentiation.
Modular multiplications in our proposed structure are unconditional (Section 7.3). To consider the
effect of structural and algorithmic optimizations for modular exponentiation without considering the
effect of ideas proposed for modular multiplication, here we use the same structure as in [6] except that
15Following [6], [c0, c1, c2, c3] indicates a circuit with c0 NOT, c1 CNOT, c2 C2NOT, and c3 C3NOT gates.
16This cost model evaluates circuit implementation via estimating the number of two-qubit gates required to implement
it. Inverters are ignored because they may be merged into 2-qubit gates. In this generic model, an n-qubit Toffoli gate
(either with positive or negative controls) can be decomposed into 2n− 5 T gates.
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each mod M addition has a single enable bit whereas two enable bits were used in [6]. The average
numbers of CNOT and Toffoli gates in modular multiplication are 6n2 − 16n+ 13 and 24n2 − 50n+ 26,
respectively.
The first and last controlled SWAPs in a 2-to-2 multiplexer needs n Toffoli and n CNOT gates. Other
controlled SWAP gates need two additional CNOTs. Finally, note that gate count of a (4, n)-LUT are
O(n). Precisely, 1/2× (8n) C4NOT gates are required for (4, n)-LUT on average with one ancilla. With
two zero-initialized ancillae, each C4NOT gate can be decomposed into 5 Toffoli gates. Overall, the
average number of Toffoli gates is 20n.
Combining the above calculations with our proposed structure for modular exponentiation shown in
Formula 15 leads to 6n3 − 39n2 + 76n− 62 CNOT, and 24n3 − 145n2+ 243n− 104 Toffoli gates. As for
the number of ancillae, aside from 2n+1 for mod-mult, we need 2n ancillae for Register 1 and Register 2
in Shor’s algorithm, and n ancillae for swap register — 5n+1 in total. Applying the proposed mod-mult
circuits in mod-exp instead of [6] reduces the leading orders in C and T gates from 6n3 and 24n3 to
5.309n3 and 3.351n3, respectively.
20n(0 C, 1 T ) + (n− 4)(6n2 − 16n + 13 C, 24n2 − 50n+ 26 T )+
2(n C, n T ) + (n− 5)(n+ 2 C, n T )
(15)
In [24], depth-optimized circuits for modular exponentiation were constructed by parallelizing mod-
ular multiplications and using depth-optimized adders. With arbitrary-distance interaction between
qubits, the authors reduced the asymptotic depth of modular exponentiation to O(n log2 n). However,
their circuits need ∼ 100n ancillae, use a large number of gates, and assume unbounded gate parallelism,
which can make them impractical with current technologies. For n = 128, the latency (circuit depth)
of the best technique in [24, Algorithm E, Table II] is 1.96 × 104 CNOT, and 1.71 × 105 Toffoli gates
with 12657 ancillae. For n = 128 our mod-exp circuits need 1.1× 107 CNOT, and 7.0× 106 Toffoli gates
with 641 ancillae. If [24, algorithm G, Table II] with 660 ancillae is used for comparison, the latency is
2.48× 105 C, and 1.50× 107 T gates. Even though our circuits are not optimized for depth, the actual
number of gates seems comparable to the depth of depth-optimized circuits in [24].
10 Conclusions and future research
In this paper, we proposed linear-size circuits for several special cases in modular multiplication and
used them to develop a shortest-path formalism for finding compact generic mod-mult circuits. Our
results can be viewed as the first illustration of automated logic synthesis and optimization for modular
multiplication circuits with superior results compared to mathematical circuit constructions. Our circuits
are also the first not to require Bennett’s technique, and this produces significant savings. The above
results are directly applicable to modular exponentiation circuits, for which we propose several additional
improvements.
While previous techniques for reversible logic optimization operate at the bit level [19], our research
used register-transfer level (RTL) primitives to optimize reversible circuits. This higher-level perspective
facilitates much greater scalability than for previous algorithms. The RTL primitives we proposed in
Table 2 are good candidates for direct implementations in terms of specific quantum technologies. Such
implementations may be faster and less error-prone than the decompositions into elementary gates that
we have shown. They can also support a higher level of programming of quantum computers, where
sequences of operators demonstrated in Tables 4 and 5 can be issued directly to the quantum computer
without intermediate levels of software translation.
Despite concrete evidence of smaller circuits for mod-exp, our research leaves a number of open
challenges. In particular, the algorithms for synthesizing mod-exp circuits that we have implemented
do not scale easily beyond 15-bit M values. Our follow-up method [14] constructs near-optimal circuits
from execution traces of a GCD algorithm and reports circuits for up to 512-bit M values generated in
less than half an hour. Departing from register-level structure of our current mod-mult circuits, bit-level
local optimization [19] may further reduce gate counts. Follow-up methods in [20, 21] optimize circuits
in reversible Look-up Tables (LUTs) that we have identified. Further reductions may be achievable by
leaving the Boolean domain [16].
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